

## 1. Overview

The M32C/83 Group (M32C/83, M32C/83T) microcomputer is a single-chip control unit that utilizes high-performance silicon gate CMOS technology with the M32C/80 Series CPU core. The M32C/83 Group (M32C/83, M32C/83T) is available in 144-pin and 100-pin plastic molded LQFP/QFP packages.

With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It includes a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications.

### 1.1 Applications

Automobiles, audio, cameras, office equipment, communications equipment, portable equipment, etc.

## 1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/83 Group (M32C/83, M32C/83T).

**Table 1.1 M32C/83 Group (M32C/83, M32C/83T) Performance (144-Pin Package)**

Characteristic		Performance	
		M32C/83	M32C/83T
CPU	Basic Instructions	108 instructions	
	Minimum Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, V <sub>CC</sub> =4.2 to 5.5 V) <sup>(3)</sup> 50 ns (f(BCLK)=20 MHz, V <sub>CC</sub> =3.0 to 5.5 V)	31.3 ns (f(BCLK)=32 MHz, V <sub>CC</sub> =4.2 to 5.5 V) <sup>(3)</sup>
	Operating Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	123 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function: 16 bits x 12 channels Waveform generating function: 16 bits x 28 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing, Clock synchronous variable length serial I/O, IEBus <sup>(1)</sup> , 8-bit or 16-bit Clock synchronous serial I/O)	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>	
	CAN Module	1 channel Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 2 circuit, 34 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	DRAM	CAS before RAS refresh, Self-refresh, EDO, EP	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	42 internal and 8 external sources, 5 software sources, Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (* )Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
Electrical Characteristics	Supply Voltage	4.2 to 5.5 V (f(BCLK)=32 MHz) 3.0 to 5.5 V (f(BCLK)=20 MHz, through VDC) 3.0 to 3.6 V (f(BCLK)=20 MHz, not through VDC)	4.2 to 5.5 V (f(BCLK)=32 MHz)
	Power Consumption	41 mA (V <sub>CC</sub> =5 V, f(BCLK)=32 MHz) 38 mA (V <sub>CC</sub> =5 V, f(BCLK)=30 MHz) 26 mA (V <sub>CC</sub> =3.3 V, f(BCLK)=20 MHz) 470 μA (V <sub>CC</sub> =5 V, f(XCIN)=32 kHz, in wait mode) 340 μA (V <sub>CC</sub> =3.3 V, f(XCIN)=32 kHz, through VDC, in wait mode) 5.0 μA (V <sub>CC</sub> =3.3 V, f(XCIN)=32 kHz, not through VDC, in wait mode) 0.4 μA (V <sub>CC</sub> =5 V, stop mode) 0.4 μA (V <sub>CC</sub> =3.3 V, stop mode)	41 mA (V <sub>CC</sub> =5 V, f(BCLK)=32 MHz) 38 mA (V <sub>CC</sub> =5 V, f(BCLK)=30 MHz) 470 μA (V <sub>CC</sub> =5 V, f(XCIN)=32 kHz, in wait mode) 0.4 μA (V <sub>CC</sub> =5 V, stop mode)
Flash Memory	Program/Erase Supply Voltage	3.3 ± 0.3 V or 5.0 ± 0.5 V	5.0 ± 0.5 V
	Program and Erase Endurance	100 times	
	Operating Ambient Temperature	-20 to 85°C, -40 to 85°C (optional)	-40 to 85°C (T version)
	Package	144-pin plastic molded LQFP	

**NOTES:**

- IEBus is a trademark of NEC Electronics Corporation.
- I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- Contact our sales office if 30-MHz or higher frequency is required.

All options are on a request basis.

**Table 1.2 M32C/83 Group (M32C/83, M32C/83T) Performance (100-Pin Package)**

Characteristic		Performance	
		M32C/83	M32C/83T
CPU	Basic Instructions	108 instructions	
	Minimum Instruction Execution Time	31.3 ns (f(BCLK) = 32 MHz, V <sub>CC</sub> = 4.2 to 5.5 V) 50 ns (f(BCLK) = 20 MHz, V <sub>CC</sub> = 3.0 to 5.5 V)	31.3 ns (f(BCLK) = 32 MHz, V <sub>CC</sub> = 4.2 to 5.5 V)
	Operating Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	87 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function: 16 bits x 5 channels Waveform generating function: 16 bits x 10 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing, Clock synchronous variable length serial I/O, IEBus <sup>(1)</sup> )	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>	
	CAN Module	1 channel Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 2 circuits, 26 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	42 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (* )Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
Electrical Characteristics	Supply Voltage	4.2 to 5.5 V (f(BCLK)=32 MHz) 3.0 to 5.5 V (f(BCLK)=20 MHz, through VDC) 3.0 to 3.6 V (f(BCLK)=20 MHz, not through VDC)	4.2 to 5.5 V (f(BCLK)=32 MHz)
	Power Consumption	41 mA (V <sub>CC</sub> =5 V, f(BCLK)=32 MHz) 38 mA (V <sub>CC</sub> =5 V, f(BCLK)=30 MHz) 26 mA (V <sub>CC</sub> =3.3 V, f(BCLK)=20 MHz) 470 μA (V <sub>CC</sub> =5 V, f(XCIN)=32 kHz, in wait mode) 340 μA (V <sub>CC</sub> =3.3 V, f(XCIN)=32 kHz, through VDC, in wait mode) 5.0 μA (V <sub>CC</sub> =3.3 V, f(XCIN)=32 kHz, not through VDC, in wait mode) 0.4 μA (V <sub>CC</sub> =5 V, stop mode) 0.4 μA (V <sub>CC</sub> =3.3 V, stop mode)	41 mA (V <sub>CC</sub> =5 V, f(BCLK)=32 MHz) 38 mA (V <sub>CC</sub> =5 V, f(BCLK)=30 MHz) 470 μA (V <sub>CC</sub> =5 V, f(XCIN)=32 kHz, in wait mode) 0.4 μA (V <sub>CC</sub> =5 V, stop mode)
Flash Memory	Program/Erase Supply Voltage	3.3 ± 0.3 V or 5.0 ± 0.5 V	
	Program and Erase Endurance	100 times	
Operating Ambient Temperature	-20 to 85°C, -40 to 85°C (optional)		-40 to 85°C (T version)
Package	100-pin plastic molded LQFP/QFP		

## NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. Contact our sales office if 30-MHz or higher frequency is required.

All options are on a request basis.

### 1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/83 Group (M32C/83, M32C/83T) microcomputer.




Figure 1.1 M32C/83 Group (M32C/83, M32C/83T) Block Diagram

### 1.4 Product Information

Table 1.3 lists the product information. Figure 1.2 shows the product numbering system.


**Table 1.3 M32C/83 Group (1) (M32C/83) As of January, 2006**

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30835FJGP	PLQP0144KA-A (144P6Q-A)	512K	31K	Flash Memory
M30833FJGP	PLQP0100KB-A (100P6Q-A)			
M30833FJFP	PRQP0100JB-A (100P6S-A)			

**Table 1.3 M32C/83 Group (2) (T Version, M32C/83T) As of January, 2006**

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30833FJTGP	PLQP0100KB-A (100P6Q-A)	512K	31K	Flash Memory T Version (High-reliability 85°C Version)

Please contact our sales office for V version information.



**Figure 1.2 Product Numbering System**

### 1.5 Pin Assignment

Figures 1.3 to 1.5 show pin assignments (top view).




Figure 1.3 Pin Assignment for 144-Pin Package

Table 1.4 Pin Characteristics for 144-Pin Package

Pin No	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
1		P96			TxD4/SDA4/SRxD4		ANEX1	
2		P95			CLK4		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRxD3	OUTC2 <sub>0</sub> /IE <sub>OUT</sub> /ISTxD2		
6		P91		TB1IN	RxD3/SCL3/STxD3	IE <sub>IN</sub> /ISRxD2		
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				OUTC15		
14		P140				OUTC14		
15	BYTE							
16	CNV <sub>SS</sub>							
17	X <sub>CIN</sub> /V <sub>CONT</sub>	P87						
18	X <sub>COUT</sub>	P86						
19	RESET							
20	X <sub>OUT</sub>							
21	V <sub>SS</sub>							
22	X <sub>IN</sub>							
23	V <sub>CC</sub>							
24		P85	NMI					
25		P84	INT2					
26		P83	INT1		CAN <sub>IN</sub>			
27		P82	INT0		CAN <sub>OUT</sub>	OUTC3 <sub>2</sub> /ISRxD3		
28		P81		TA4 <sub>IN</sub> /U		OUTC3 <sub>0</sub> /ISTxD3		
29		P80		TA4 <sub>OUT</sub> /U		INPC0 <sub>2</sub> /ISRxD0/BE0 <sub>IN</sub>		
30		P77		TA3 <sub>IN</sub>	CAN <sub>IN</sub>	INPC0 <sub>1</sub> /OUTC0 <sub>1</sub> /ISCLK0		
31		P76		TA3 <sub>OUT</sub>	CAN <sub>OUT</sub>	INPC0 <sub>0</sub> /OUTC0 <sub>0</sub> /ISTxD0/BE0 <sub>OUT</sub>		
32		P75		TA2 <sub>IN</sub> /W		INPC1 <sub>2</sub> /OUTC1 <sub>2</sub> /ISRxD1/BE1 <sub>IN</sub>		
33		P74		TA2 <sub>OUT</sub> /W		INPC1 <sub>1</sub> /OUTC1 <sub>1</sub> /ISCLK1		
34		P73		TA1 <sub>IN</sub> /V	CTS2/RTS2/SS2	OUTC1 <sub>0</sub> /ISTxD1/BE1 <sub>OUT</sub>		
35		P72		TA1 <sub>OUT</sub> /V	CLK2			
36		P71		TB5 <sub>IN</sub> /TA0 <sub>IN</sub>	RxD2/SCL2/STxD2	OUTC2 <sub>2</sub> /ISRxD2/IE <sub>IN</sub>		
37		P70		TA0 <sub>OUT</sub>	TxD2/SDA2/SRxD2	OUTC2 <sub>0</sub> /ISTxD2/IE <sub>OUT</sub>		
38		P67			TxD1/SDA1/SRxD1			
39	V <sub>CC</sub>							
40		P66			RxD1/SCL1/STxD1			
41	V <sub>SS</sub>							
42		P65			CLK1			
43		P64			CTS1/RTS1/SS1	OUTC2 <sub>1</sub> /ISCLK2		
44		P63			TxD0/SDA0/SRxD0			
45		P62			RxD0/SCL0/STxD0			
46		P61			CLK0			
47		P60			CTS0/RTS0/SS0			
48		P137				OUTC2 <sub>7</sub>		

## NOTES:

1. Bus control pins in M32C/83T cannot be used.

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
49		P136				OUTC21/ISCLK2		
50		P135				OUTC22/ISRxD2/IEIN		
51		P134				OUTC20/ISTxD2/IEOUT		
52		P57						RDY
53		P56						ALE/RAS
54		P55						HOLD
55		P54						HLDA/ALE
56		P133				OUTC23		
57	Vss							
58		P132				OUTC26		
59	Vcc							
60		P131				OUTC25		
61		P130				OUTC24		
62		P53						CLKOUT/BCLK/ALE
63		P52						RD/DW
64		P51						WRH/BHE/CASH
65		P50						WRL/WR/CASL
66		P127				OUTC37		
67		P126				OUTC36		
68		P125				OUTC35		
69		P47						CS0/A23
70		P46						CS1/A22
71		P45						CS2/A21
72		P44						CS3/A20(MA12)
73		P43						A19(MA11)
74	Vcc							
75		P42						A18(MA10)
76	Vss							
77		P41						A17(MA9)
78		P40						A16(MA8)
79		P37						A15(MA7)/(D15)
80		P36						A14(MA6)/(D14)
81		P35						A13(MA5)/(D13)
82		P34						A12(MA4)/(D12)
83		P33						A11(MA3)/(D11)
84		P32						A10(MA2)/(D10)
85		P31						A9(MA1)/(D9)
86		P124				OUTC34		
87		P123				OUTC33		
88		P122				OUTC32/ISRxD3		
89		P121				OUTC31/ISCLK3		
90		P120				OUTC30/ISTxD3		
91	Vcc							
92		P30						A8(MA0)/(D8)
93	Vss							
94		P27					AN27	A7/(D7)
95		P26					AN26	A6/(D6)
96		P25					AN25	A5/(D5)

## NOTES:

1. Bus control pins in M32C/83T cannot be used.



Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
97		P24					AN24	A4(/D4)
98		P23					AN23	A3(/D3)
99		P22					AN22	A2(/D2)
100		P21					AN21	A1(/D1)
101		P20					AN20	A0(/D0)
102		P17	INT5					D15
103		P16	INT4					D14
104		P15	INT3					D13
105		P14						D12
106		P13						D11
107		P12						D10
108		P11						D9
109		P10						D8
110		P07					AN07	D7
111		P06					AN06	D6
112		P05					AN05	D5
113		P04					AN04	D4
114		P114						
115		P113				OUTC13		
116		P112				INPC12/OUTC12/ISRxD1/BE1IN		
117		P111				INPC11/OUTC11/ISCLK1		
118		P110				OUTC10/ISTxD1/BE1OUT		
119		P03					AN03	D3
120		P02					AN02	D2
121		P01					AN01	D1
122		P00					AN00	D0
123		P157				INPC07	AN157	
124		P156				INPC06	AN156	
125		P155				INPC05/OUTC05	AN155	
126		P154				INPC04/OUTC04	AN154	
127		P153				INPC03	AN153	
128		P152				INPC02/ISRxD0/BE0IN	AN152	
129		P151				INPC01/OUTC01/ISCLK0	AN151	
130	Vss							
131		P150				INPC00/OUTC00/ISTxD0/BE0OUT	AN150	
132	Vcc							
133		P107	KI3				AN7	
134		P106	KI2				AN6	
135		P105	KI1				AN5	
136		P104	KI0				AN4	
137		P103					AN3	
138		P102					AN2	
139		P101					AN1	
140	AVss							
141		P100					AN0	
142	VREF							
143	AVcc							
144		P97			RxD4/SCL4/STxD4		ADTRG	

## NOTES:

1. Bus control pins in M32C/83T cannot be used.




Figure 1.4 Pin Assignment for 100-Pin Package




Figure 1.5 Pin Assignment for 100-Pin Package

Table 1.5 Pin Characteristics for 100-Pin Package

Package Pin No		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
FP	GP								
1	99		P96			TxD4/SDA4/SRxD4		ANEX1	
2	100		P95			CLK4		ANEX0	
3	1		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4	2		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5	3		P92		TB2IN	TxD3/SDA3/SRxD3	OUTC2 <sub>0</sub> /IE <sub>OUT</sub> /ISTxD2		
6	4		P91		TB1IN	RxD3/SCL3/STxD3	IE <sub>IN</sub> /ISRxD2		
7	5		P90		TB0IN	CLK3			
8	6	BYTE							
9	7	CNV <sub>SS</sub>							
10	8	X <sub>CIN</sub> /V <sub>CONT</sub>	P87						
11	9	X <sub>COU</sub> T	P86						
12	10	RESET							
13	11	X <sub>OU</sub> T							
14	12	V <sub>SS</sub>							
15	13	X <sub>IN</sub>							
16	14	V <sub>CC</sub>							
17	15		P85	NMI					
18	16		P84	INT2					
19	17		P83	INT1		CAN <sub>IN</sub>			
20	18		P82	INT0		CAN <sub>OUT</sub>	OUTC3 <sub>2</sub> /ISRxD3		
21	19		P81		TA4 <sub>IN</sub> /U		OUTC3 <sub>0</sub> /ISTxD3		
22	20		P80		TA4 <sub>OUT</sub> /U		INPC0 <sub>2</sub> /ISRxD0/BE0 <sub>IN</sub>		
23	21		P77		TA3 <sub>IN</sub>	CAN <sub>IN</sub>	INPC0 <sub>1</sub> /OUTC0 <sub>1</sub> /ISCLK0		
24	22		P76		TA3 <sub>OUT</sub>	CAN <sub>OUT</sub>	INPC0 <sub>0</sub> /OUTC0 <sub>0</sub> /ISTxD0/BE0 <sub>OUT</sub>		
25	23		P75		TA2 <sub>IN</sub> /W		INPC1 <sub>2</sub> /OUTC1 <sub>2</sub> /ISRxD1/BE1 <sub>IN</sub>		
26	24		P74		TA2 <sub>OUT</sub> /W		INPC1 <sub>1</sub> /OUTC1 <sub>1</sub> /ISCLK1		
27	25		P73		TA1 <sub>IN</sub> /V	CTS2/RTS2/SS2	OUTC1 <sub>0</sub> /ISTxD1/BE1 <sub>OUT</sub>		
28	26		P72		TA1 <sub>OUT</sub> /V	CLK2			
29	27		P71		TB5 <sub>IN</sub> /TA0 <sub>IN</sub>	RxD2/SCL2/STxD2	OUTC2 <sub>2</sub> /ISRxD2/IE <sub>IN</sub>		
30	28		P70		TA0 <sub>OUT</sub>	TxD2/SDA2/SRxD2	OUTC2 <sub>0</sub> /ISTxD2/IE <sub>OUT</sub>		
31	29		P67			TxD1/SDA1/SRxD1			
32	30		P66			RxD1/SCL1/STxD1			
33	31		P65			CLK1			
34	32		P64			CTS1/RTS1/SS1	OUTC2 <sub>1</sub> /ISCLK2		
35	33		P63			TxD0/SDA0/SRxD0			
36	34		P62			RxD0/SCL0/STxD0			
37	35		P61			CLK0			
38	36		P60			CTS0/RTS0/SS0			
39	37		P57						RDY
40	38		P56						ALE/RAS
41	39		P55						HOLD
42	40		P54						HLDA/ALE
43	41		P53						CLK <sub>OUT</sub> /BCLK/ALE
44	42		P52						RD/DW
45	43		P51						WRH/BHE/CASH
46	44		P50						WRL/WR/CASL
47	45		P47						CS0/A23
48	46		P46						CS1/A22
49	47		P45						CS2/A21
50	48		P44						CS3/A20(MA12)

## NOTES:

1. Bus control pins in M32C/83T cannot be used.

Table 1.5 Pin Characteristics for 100-Pin Package (Continued)

Package Pin No		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
FP	GP								
51	49		P43						A19(MA11)
52	50		P42						A18(MA10)
53	51		P41						A17(MA9)
54	52		P40						A16(MA8)
55	53		P37						A15(MA7)/(D15)
56	54		P36						A14(MA6)/(D14)
57	55		P35						A13(MA5)/(D13)
58	56		P34						A12(MA4)/(D12)
59	57		P33						A11(MA3)/(D11)
60	58		P32						A10(MA2)/(D10)
61	59		P31						A9(MA1)/(D9)
62	60	VCC							
63	61		P30						A8(MA0)/(D8)
64	62	VSS							
65	63		P27					AN27	A7(/D7)
66	64		P26					AN26	A6(/D6)
67	65		P25					AN25	A5(/D5)
68	66		P24					AN24	A4(/D4)
69	67		P23					AN23	A3(/D3)
70	68		P22					AN22	A2(/D2)
71	69		P21					AN21	A1(/D1)
72	70		P20					AN20	A0(/D0)
73	71		P17	$\overline{\text{INT5}}$					D15
74	72		P16	$\overline{\text{INT4}}$					D14
75	73		P15	$\overline{\text{INT3}}$					D13
76	74		P14						D12
77	75		P13						D11
78	76		P12						D10
79	77		P11						D9
80	78		P10						D8
81	79		P07					AN07	D7
82	80		P06					AN06	D6
83	81		P05					AN05	D5
84	82		P04					AN04	D4
85	83		P03					AN03	D3
86	84		P02					AN02	D2
87	85		P01					AN01	D1
88	86		P00					AN00	D0
89	87		P107	$\overline{\text{KI3}}$				AN7	
90	88		P106	$\overline{\text{KI2}}$				AN6	
91	89		P105	$\overline{\text{KI1}}$				AN5	
92	90		P104	$\overline{\text{KI0}}$				AN4	
93	91		P103					AN3	
94	92		P102					AN2	
95	93		P101					AN1	
96	94	AVSS							
97	95		P100					AN0	
98	96	VREF							
99	97	AVCC							
100	98		P97			RxD4/SCL4/STxD4		$\overline{\text{ADTRG}}$	

## NOTES:

1. Bus control pins in M32C/83T cannot be used.

## 1.6 Pin Description

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages)**

Classification	Symbol	I/O Type	Function
Power Supply	Vcc Vss	I	Apply 3.0 to 5.5V to both Vcc pin. Apply 0V to the Vss pin. <sup>(1)</sup>
Analog Power Supply	AVCC AVSS	I	Supplies power to the A/D converter. Connect the AVCC pin to Vcc and the AVSS pin to Vss
Reset Input	RESET	I	The microcomputer is in a reset state when "L" is applied to the RESET pin
CNVss	CNVss	I	Switches processor mode. Connect the CNVss pin to Vss to start up in single-chip mode or to Vcc to start up in microprocessor mode
Input to Switch External Data Bus Width <sup>(2)</sup>	BYTE	I	Switches data bus width in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Set to either. Connect the BYTE pin to Vss to use the microcomputer in single-chip mode
Bus Control Pins <sup>(2)</sup>	D0 to D7	I/O	Inputs and outputs data (D0 to D7) while accessing an external memory space with separate bus
	D8 to D15	I/O	Inputs and outputs data (D8 to D15) while accessing an external memory space with 16-bit separate bus
	A0 to A22	O	Outputs address bits A0 to A22
	A23	O	Outputs inversed address bit A23
	A0/D0 to A7/D7	I/O	Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by time-sharing while accessing an external memory space with multiplexed bus
	A8/D8 to A15/D15	I/O	Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by time-sharing while accessing an external memory space with 16-bit multiplexed bus
	CS0 to CS3	O	Outputs CS0 to CS3 that are chip-select signals specifying an external space
	$\overline{WRL}$ / $\overline{WR}$ $\overline{WRH}$ / $\overline{BHE}$ $\overline{RD}$	O	Outputs $\overline{WRL}$ , $\overline{WRH}$ , ( $\overline{WR}$ , $\overline{BHE}$ ) and $\overline{RD}$ signals. $\overline{WRL}$ and $\overline{WRH}$ can be switched with $\overline{WR}$ and $\overline{BHE}$ by program <ul style="list-style-type: none"> <li>■ <math>\overline{WRL}</math>, <math>\overline{WRH}</math> and <math>\overline{RD}</math> selected:            If external data bus is 16 bits wide, data is written to an even address in external memory space when <math>\overline{WRL}</math> is held "L".            Data is written to an odd address when <math>\overline{WRH}</math> is held "L".            Data is read when <math>\overline{RD}</math> is held "L".</li> <li>■ <math>\overline{WR}</math>, <math>\overline{BHE}</math> and <math>\overline{RD}</math> selected:            Data is written to external memory space when <math>\overline{WR}</math> is held "L".            Data in an external memory space is read when <math>\overline{RD}</math> is held "L".            An odd address is accessed when <math>\overline{BHE}</math> is held "L".            Select <math>\overline{WR}</math>, <math>\overline{BHE}</math> and <math>\overline{RD}</math> for external 8-bit data bus.</li> </ul>
	ALE	O	ALE is a signal latching the address
	HOLD	I	The microcomputer is placed in a hold state while the HOLD pin is held "L"
	HLDA	O	Outputs an "L" signal while the microcomputer is placed in a hold state
RDY	I	Bus is placed in a wait state while the RDY pin is held "L"	
DRAM Bus Control Pin <sup>(2)</sup>	MA0 to MA12	O	When DRAM area is accessed, outputs column and row addresses by time-sharing.
	$\overline{DW}$	O	The $\overline{DW}$ signal becomes "L" when data is written to the DRAM area. $\overline{CASL}$ and $\overline{CASH}$ are signals indicating the timing to latch column addresses. The $\overline{CASL}$ signal becomes "L" when an even address is accessed. The $\overline{CASH}$ signal becomes "L" when an odd address is accessed. $\overline{RAS}$ is a signal latching row addresses.
	$\overline{CASL}$		
	$\overline{CASH}$		
	$\overline{RAS}$		

I : Input    O : Output    I/O : Input and output

**NOTES:**

1. Apply 4.2 to 5.5V to the Vcc pin when using M32C/83T.
2. Bus control pins in M32C/83T cannot be used.

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Classification	Symbol	I/O Type	Function
Main Clock Input	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To apply external clock, apply it to XIN and leave XOUT open
Main Clock Output	XOUT	O	
Sub Clock Input	XCIN	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and Xcout. To apply external clock, apply it to XCIN and leave Xcout open
Sub Clock Output	Xcout	O	
Low-Pass Filter Connect Pin for PLL Frequency Synthesizer Pin	VCONT		Connects the low-pass filter to the VCONT pin when using the PLL frequency synthesizer. Connect P86 to VSS to stabilize the PLL frequency.
BCLK Output <sup>(1)</sup>	BCLK	O	Outputs BCLK signal
Clock Output	CLKOUT	O	Outputs the clock having the same frequency as f <sub>c</sub> , f <sub>8</sub> or f <sub>32</sub>
INT Interrupt Input	INT0 to INT5	I	Input pins for the INT interrupt
NMI Interrupt Input	NMI	I	Input pin for the NMI interrupt
Key Input Interrupt	KI0 to KI3	I	Input pins for the key input interrupt
Timer A	TA0OUT to TA4OUT	I/O	I/O pins for the timer A0 to A4 (TA0OUT is a pin for the N-channel open drain output.)
	TA0IN to TA4IN	I	Input pins for the timer A0 to A4
Timer B	TB0IN to TB5IN	I	Input pins for the timer B0 to B5
Three-phase Motor Control Timer Output	U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$	O	Output pins for the three-phase motor control timer
Serial I/O	CTS0 to CTS4	I	Input pins for data transmission control
	RTS0 to RTS4	O	Output pins for data reception control
	CLK0 to CLK4	I/O	Inputs and outputs the transfer clock
	RxD0 to RxD4	I	Inputs serial data
	TxD0 to TxD4	O	Outputs serial data (TxD2 is a pin for the N-channel open drain output.)
I <sup>2</sup> C Mode	SDA0 to SDA4	I/O	Inputs and outputs serial data (SDA2 is a pin for the N-channel open drain output.)
	SCL0 to SCL4		Inputs and outputs the transfer clock (SCL2 is a pin for the N-channel open drain output.)

I : Input    O : Output    I/O : Input and output

NOTE:

1. Bus control pins in M32C/83T cannot be used.

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Classification	Symbol	I/O Type	Function	
Serial I/O Special Function	STxD0 to STxD4	O	Outputs serial data when slave mode is selected	
	SRxD0 to SRxD4	I	Inputs serial data when slave mode is selected	
	SS0 to SS4	I	Input pins to control serial I/O special function	
Reference Voltage Input	VREF	I	Applies reference voltage to the A/D converter and D/A converter	
A/D Converter	AN0 to AN7 AN00 to AN07 AN20 to AN27 AN150 to AN157	I	Analog input pins for the A/D converter	
	ADTRG	I	Input pin for an external A/D trigger	
	ANEX0	I/O	Extended analog input pin for the A/D converter and output pin in external op-amp connection mode	
	ANEX1	I	Extended analog input pin for the A/D converter	
D/A Converter	DA0, DA1	O	Output pin for the D/A converter	
Intelligent I/O	INPC00 to INPC02 INPC03 to INPC07 <sup>(1)</sup> INPC11 to INPC12 INPC16 to INPC17 <sup>(1)</sup>	I	Input pins for the time measurement function	
	OUTC00 to OUTC02 OUTC04 to OUTC05 <sup>(1)</sup> OUTC10 to OUTC12 OUTC13 to OUTC17 <sup>(1)</sup> OUTC20 to OUTC22 OUTC23 to OUTC27 <sup>(1)</sup> OUTC30 to OUTC32 OUTC31, OUTC33 to OUTC37 <sup>(1)</sup>	O	Output pins for the waveform generating function (OUTC20 and OUTC22 assigned to P70 and P71 are pins for the N-channel open drain output.)	
	ISCLK0 to ISCLK2 ISCLK3 <sup>(1)</sup>	I/O	Inputs and outputs the clock for the intelligent I/O communication function	
	ISRxD0 to ISRxD3	I	Inputs data for the intelligent I/O communication function	
	ISTxD0 to ISTxD3	O	Outputs data for the intelligent I/O communication function	
	BE0IN, BE1IN	I	Inputs data for the intelligent I/O communication function	
	BE0OUT, BE1OUT	O	Outputs data for the intelligent I/O communication function	
	IEIN	I	Inputs data for the intelligent I/O communication function	
	IEOUT	O	Outputs data for the intelligent I/O communication function	
	CAN	CANIN	I	Input pin for the CAN communication function
		CANOUT	O	Output pin for the CAN communication function

I : Input    O : Output    I/O : Input and output

NOTE:

1. Available in the 144-pin package only.



**Table 1.6 Pin Description (144-Pin Package only) (Continued)**

Classification	Symbol	I/O Type	Function
I/O Ports	P00 to P07 P10 to P17 P20 to P27 P30 to P37 P40 to P47 P50 to P57 P60 to P67 P70 to P77 P90 to P97 P100 to P107	I/O	8-bit I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resistor available in 4-bit units (P70 and P71 are ports for the N-channel open drain output.)
	P110 to P114 P120 to P127 P130 to P137 P140 to P146 P150 to P157 (1)	I/O	I/O ports having equivalent functions to P0
	P80 to P84 P86, P87	I/O	I/O ports having equivalent functions to P0
Input Port	P85	I	Shares a pin with $\overline{\text{NMI}}$ . $\overline{\text{NMI}}$ input state can be got by reading P85

I : Input    O : Output    I/O : Input and output

## NOTE:

1. Available in the 144-pin package only.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

A register bank comprises 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of register banks are provided.




Figure 2.1 CPU Register

## 2.1 General Registers

### 2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3.

### 2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

### 2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

### 2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

### 2.1.5 Program Counter (PC)

PC, 24 bits wide, indicates the address of an instruction to be executed.

### 2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of an interrupt vector table.

### 2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to "2.1.8 Flag Register (FLG)" for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

### 2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

#### 2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow has occurred after executing an instruction.

#### 2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

#### 2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic calculation; otherwise "0".

#### 2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic calculation; otherwise "0".

#### 2.1.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

#### 2.1.8.6 Overflow Flag (O)

The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".

#### 2.1.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

#### 2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### 2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

#### 2.1.8.10 Reserved Space

When writing to a reserved space, set to "0". When read, its content is indeterminate.

## 2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows. Refer to **10.4 High-Speed Interrupt** for details.

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

## 2.3 DMAC-Associated Registers

Registers associated with DMAC are as follows. Refer to **12. DMAC** for details.

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

### 3. Memory

Figure 3.1 shows a memory map of the M32C/83 group (M32C/83, M32C/83T).

M32C/83 group (M32C/83, M32C/83T) provides 16-Mbyte address space from addresses 000000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The internal ROM is allocated lower addresses beginning with address FFFFFFF<sub>16</sub>. For example, a 64-Kbyte internal ROM is allocated addresses FF0000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The fixed interrupt vectors are allocated addresses FFFFDC<sub>16</sub> to FFFFFFF<sub>16</sub>. It stores the starting address of each interrupt routine. Refer to **10. Interrupts** for details.

The internal RAM is allocated higher addresses beginning with address 000400<sub>16</sub>. For example, a 10-Kbyte internal RAM is allocated addresses 000400<sub>16</sub> to 002BFF<sub>16</sub>. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D conversion, serial I/O, and timers, is allocated addresses 000000<sub>16</sub> to 0003FF<sub>16</sub>. All addresses, which have nothing allocated within SFR, are reserved space and cannot be accessed by users.

The special page vectors are allocated addresses FFFE00<sub>16</sub> to FFFFDB<sub>16</sub>. It is used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **Software Manual** for details.

In memory expansion mode and microprocessor mode, some space are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

## 4. Special Function Registers (SFR)

Address	Register	Symbol	Value after RESET
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor Mode Register 0 <sup>(1)</sup>	PM0	1000 0000 <sub>2</sub> (CNVss pin ="L") 0000 0011 <sub>2</sub> (CNVss pin ="H")
0005 <sub>16</sub>	Processor Mode Register 1	PM1	0X00 0000 <sub>2</sub>
0006 <sub>16</sub>	System Clock Control Register 0	CM0	0000 X000 <sub>2</sub>
0007 <sub>16</sub>	System Clock Control Register 1	CM1	0010 0000 <sub>2</sub>
0008 <sub>16</sub>	Wait Control Register <sup>(2)</sup>	WCR	1111 1111 <sub>2</sub>
0009 <sub>16</sub>	Address Match Interrupt Enable Register	AIER	XXXX 0000 <sub>2</sub>
000A <sub>16</sub>	Protect Register	PRCR	XXXX 0000 <sub>2</sub>
000B <sub>16</sub>	External Data Bus Width Control Register <sup>(2)</sup>	DS	XXXX 1000 <sub>2</sub> (BYTE pin ="L") XXXX 0000 <sub>2</sub> (BYTE pin ="H")
000C <sub>16</sub>	Main Clock Division Register	MCD	XXX0 1000 <sub>2</sub>
000D <sub>16</sub>	Oscillation Stop Detection Register	CM2	00 <sub>16</sub>
000E <sub>16</sub>	Watchdog Timer Start Register	WDTS	XX <sub>16</sub>
000F <sub>16</sub>	Watchdog Timer Control Register	WDC	000X XXXX <sub>2</sub>
0010 <sub>16</sub>	Address Match Interrupt Register 0	RMAD0	00 00 00 <sub>16</sub>
0011 <sub>16</sub>			
0012 <sub>16</sub>			
0013 <sub>16</sub>			
0014 <sub>16</sub>	Address Match Interrupt Register 1	RMAD1	00 00 00 <sub>16</sub>
0015 <sub>16</sub>			
0016 <sub>16</sub>			
0017 <sub>16</sub>	VDC Control Register for PLL	PLV	XXXX XX01 <sub>2</sub>
0018 <sub>16</sub>	Address Match Interrupt Register 2	RMAD2	00 00 00 <sub>16</sub>
0019 <sub>16</sub>			
001A <sub>16</sub>			
001B <sub>16</sub>	VDC Control Register 0	VDC0	00 <sub>16</sub>
001C <sub>16</sub>	Address Match Interrupt Register 3	RMAD3	00 00 00 <sub>16</sub>
001D <sub>16</sub>			
001E <sub>16</sub>			
001F <sub>16</sub>			
0020 <sub>16</sub>			
0021 <sub>16</sub>			
0022 <sub>16</sub>			
0023 <sub>16</sub>			
0024 <sub>16</sub>			
0025 <sub>16</sub>			
0026 <sub>16</sub>			
0027 <sub>16</sub>			
0028 <sub>16</sub>			
0029 <sub>16</sub>			
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>			
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

**NOTES:**

1. The PM00 and PM01 bits in the PM1 register maintain values set before reset even if software reset or watchdog timer reset is performed.
2. These registers in M32C/83T cannot be used.

Address	Register	Symbol	Value after RESET
0030 <sub>16</sub>			
0031 <sub>16</sub>			
0032 <sub>16</sub>			
0033 <sub>16</sub>			
0034 <sub>16</sub>			
0035 <sub>16</sub>			
0036 <sub>16</sub>			
0037 <sub>16</sub>			
0038 <sub>16</sub>			
0039 <sub>16</sub>			
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>			
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			
0040 <sub>16</sub>	DRAM Control Register <sup>(1)</sup>	DRAMCONT	XX <sub>16</sub>
0041 <sub>16</sub>	DRAM Refresh Interval Set Register <sup>(1)</sup>	REFCNT	XX <sub>16</sub>
0042 <sub>16</sub>			
0043 <sub>16</sub>			
0044 <sub>16</sub>			
0045 <sub>16</sub>			
0046 <sub>16</sub>			
0047 <sub>16</sub>			
0048 <sub>16</sub>			
0049 <sub>16</sub>			
004A <sub>16</sub>			
004B <sub>16</sub>			
004C <sub>16</sub>			
004D <sub>16</sub>			
004E <sub>16</sub>			
004F <sub>16</sub>			
0050 <sub>16</sub>			
0051 <sub>16</sub>			
0052 <sub>16</sub>			
0053 <sub>16</sub>			
0054 <sub>16</sub>			
0055 <sub>16</sub>			
0056 <sub>16</sub>			
0057 <sub>16</sub>	Flash Memory Control Register 0	FMR0	XX00 0001 <sub>2</sub>
0058 <sub>16</sub>			
0059 <sub>16</sub>			
005A <sub>16</sub>			
005B <sub>16</sub>			
005C <sub>16</sub>			
005D <sub>16</sub>			
005E <sub>16</sub>			
005F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. These registers in M32C/83T cannot be used.

Address	Register	Symbol	Value after RESET
0060 <sub>16</sub>			
0061 <sub>16</sub>			
0062 <sub>16</sub>			
0063 <sub>16</sub>			
0064 <sub>16</sub>			
0065 <sub>16</sub>			
0066 <sub>16</sub>			
0067 <sub>16</sub>			
0068 <sub>16</sub>	DMA0 Interrupt Control Register	DM0IC	XXXX X000 <sub>2</sub>
0069 <sub>16</sub>	Timer B5 Interrupt Control Register	TB5IC	XXXX X000 <sub>2</sub>
006A <sub>16</sub>	DMA2 Interrupt Control Register	DM2IC	XXXX X000 <sub>2</sub>
006B <sub>16</sub>	UART2 Receive /ACK Interrupt Control Register	S2RIC	XXXX X000 <sub>2</sub>
006C <sub>16</sub>	Timer A0 Interrupt Control Register	TA0IC	XXXX X000 <sub>2</sub>
006D <sub>16</sub>	UART3 Receive /ACK Interrupt Control Register	S3RIC	XXXX X000 <sub>2</sub>
006E <sub>16</sub>	Timer A2 Interrupt Control Register	TA2IC	XXXX X000 <sub>2</sub>
006F <sub>16</sub>	UART4 Receive /ACK Interrupt Control Register	S4RIC	XXXX X000 <sub>2</sub>
0070 <sub>16</sub>	Timer A4 Interrupt Control Register	TA4IC	XXXX X000 <sub>2</sub>
0071 <sub>16</sub>	UART0/UART3 Bus Conflict Detect Interrupt Control Register	BCN0IC/BCN3IC	XXXX X000 <sub>2</sub>
0072 <sub>16</sub>	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X000 <sub>2</sub>
0073 <sub>16</sub>	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X000 <sub>2</sub>
0074 <sub>16</sub>	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X000 <sub>2</sub>
0075 <sub>16</sub>	Intelligent I/O Interrupt Control Register 0	IIO0IC	XXXX X000 <sub>2</sub>
0076 <sub>16</sub>	Timer B1 Interrupt Control Register	TB1IC	XXXX X000 <sub>2</sub>
0077 <sub>16</sub>	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X000 <sub>2</sub>
0078 <sub>16</sub>	Timer B3 Interrupt Control Register	TB3IC	XXXX X000 <sub>2</sub>
0079 <sub>16</sub>	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X000 <sub>2</sub>
007A <sub>16</sub>	INT5 Interrupt Control Register	INT5IC	XX00 X000 <sub>2</sub>
007B <sub>16</sub>	Intelligent I/O Interrupt Control Register 6	IIO6IC	XXXX X000 <sub>2</sub>
007C <sub>16</sub>	INT3 Interrupt Control Register	INT3IC	XX00 X000 <sub>2</sub>
007D <sub>16</sub>	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X000 <sub>2</sub>
007E <sub>16</sub>	INT1 Interrupt Control Register	INT1IC	XX00 X000 <sub>2</sub>
007F <sub>16</sub>	Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register	IIO10IC CAN1IC	XXXX X000 <sub>2</sub>
0080 <sub>16</sub>			
0081 <sub>16</sub>	Intelligent I/O Interrupt Control Register 11/ CAN Interrupt 2 Control Register	IIO11IC CAN2IC	XXXX X000 <sub>2</sub>
0082 <sub>16</sub>			
0083 <sub>16</sub>			
0084 <sub>16</sub>			
0085 <sub>16</sub>			
0086 <sub>16</sub>	A/D1 Conversion Interrupt Control Register	AD1IC	XXXX X000 <sub>2</sub>
0087 <sub>16</sub>			
0088 <sub>16</sub>	DMA1 Interrupt Control Register	DM1IC	XXXX X000 <sub>2</sub>
0089 <sub>16</sub>	UART2 Transmit /NACK Interrupt Control Register	S2TIC	XXXX X000 <sub>2</sub>
008A <sub>16</sub>	DMA3 Interrupt Control Register	DM3IC	XXXX X000 <sub>2</sub>
008B <sub>16</sub>	UART3 Transmit /NACK Interrupt Control Register	S3TIC	XXXX X000 <sub>2</sub>
008C <sub>16</sub>	Timer A1 Interrupt Control Register	TA1IC	XXXX X000 <sub>2</sub>
008D <sub>16</sub>	UART4 Transmit /NACK Interrupt Control Register	S4TIC	XXXX X000 <sub>2</sub>
008E <sub>16</sub>	Timer A3 Interrupt Control Register	TA3IC	XXXX X000 <sub>2</sub>
008F <sub>16</sub>	UART2 Bus Conflict Detect Interrupt Control Register	BCN2IC	XXXX X000 <sub>2</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	Value after RESET
0090 <sub>16</sub>	UART0 Transmit /NACK Interrupt Control Register	S0TIC	XXXX X000 <sub>2</sub>
0091 <sub>16</sub>	UART1/UART4 Bus Conflict Detect Interrupt Control Register	BCN11C/BCN41C	XXXX X000 <sub>2</sub>
0092 <sub>16</sub>	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X000 <sub>2</sub>
0093 <sub>16</sub>	Key Input Interrupt Control Register	KUPIC	XXXX X000 <sub>2</sub>
0094 <sub>16</sub>	Timer B0 Interrupt Control Register	TB01C	XXXX X000 <sub>2</sub>
0095 <sub>16</sub>	Intelligent I/O Interrupt Control Register 1	IIO11C	XXXX X000 <sub>2</sub>
0096 <sub>16</sub>	Timer B2 Interrupt Control Register	TB21C	XXXX X000 <sub>2</sub>
0097 <sub>16</sub>	Intelligent I/O Interrupt Control Register 3	IIO31C	XXXX X000 <sub>2</sub>
0098 <sub>16</sub>	Timer B4 Interrupt Control Register	TB41C	XXXX X000 <sub>2</sub>
0099 <sub>16</sub>	Intelligent I/O Interrupt Control Register 5	IIO51C	XXXX X000 <sub>2</sub>
009A <sub>16</sub>	INT4 Interrupt Control Register	INT41C	XX00 X000 <sub>2</sub>
009B <sub>16</sub>	Intelligent I/O Interrupt Control Register 7	IIO71C	XXXX X000 <sub>2</sub>
009C <sub>16</sub>	INT2 Interrupt Control Register	INT21C	XX00 X000 <sub>2</sub>
009D <sub>16</sub>	Intelligent I/O Interrupt Control Register 9/ CAN Interrupt 0 Control Register	IIO91C CAN01C	XXXX X000 <sub>2</sub>
009E <sub>16</sub>	INT0 Interrupt Control Register	INT01C	XX00 X000 <sub>2</sub>
009F <sub>16</sub>	Exit Priority Control Register	RLVL	XXXX 0000 <sub>2</sub>
00A0 <sub>16</sub>	Interrupt Request Register 0	IIO01R	0000 000X <sub>2</sub>
00A1 <sub>16</sub>	Interrupt Request Register 1	IIO11R	0000 000X <sub>2</sub>
00A2 <sub>16</sub>	Interrupt Request Register 2	IIO21R	0000 000X <sub>2</sub>
00A3 <sub>16</sub>	Interrupt Request Register 3	IIO31R	0000 000X <sub>2</sub>
00A4 <sub>16</sub>	Interrupt Request Register 4	IIO41R	0000 000X <sub>2</sub>
00A5 <sub>16</sub>	Interrupt Request Register 5	IIO51R	0000 000X <sub>2</sub>
00A6 <sub>16</sub>	Interrupt Request Register 6	IIO61R	0000 000X <sub>2</sub>
00A7 <sub>16</sub>	Interrupt Request Register 7	IIO71R	0000 000X <sub>2</sub>
00A8 <sub>16</sub>	Interrupt Request Register 8	IIO81R	0000 000X <sub>2</sub>
00A9 <sub>16</sub>	Interrupt Request Register 9	IIO91R	0000 000X <sub>2</sub>
00AA <sub>16</sub>	Interrupt Request Register 10	IIO101R	0000 000X <sub>2</sub>
00AB <sub>16</sub>	Interrupt Request Register 11	IIO111R	0000 000X <sub>2</sub>
00AC <sub>16</sub>			
00AD <sub>16</sub>			
00AE <sub>16</sub>			
00AF <sub>16</sub>			
00B0 <sub>16</sub>	Interrupt Enable Register 0	IIO01E	00 <sub>16</sub>
00B1 <sub>16</sub>	Interrupt Enable Register 1	IIO11E	00 <sub>16</sub>
00B2 <sub>16</sub>	Interrupt Enable Register 2	IIO21E	00 <sub>16</sub>
00B3 <sub>16</sub>	Interrupt Enable Register 3	IIO31E	00 <sub>16</sub>
00B4 <sub>16</sub>	Interrupt Enable Register 4	IIO41E	00 <sub>16</sub>
00B5 <sub>16</sub>	Interrupt Enable Register 5	IIO51E	00 <sub>16</sub>
00B6 <sub>16</sub>	Interrupt Enable Register 6	IIO61E	00 <sub>16</sub>
00B7 <sub>16</sub>	Interrupt Enable Register 7	IIO71E	00 <sub>16</sub>
00B8 <sub>16</sub>	Interrupt Enable Register 8	IIO81E	00 <sub>16</sub>
00B9 <sub>16</sub>	Interrupt Enable Register 9	IIO91E	00 <sub>16</sub>
00BA <sub>16</sub>	Interrupt Enable Register 10	IIO101E	00 <sub>16</sub>
00BB <sub>16</sub>	Interrupt Enable Register 11	IIO111E	00 <sub>16</sub>
00BC <sub>16</sub>			
00BD <sub>16</sub>			
00BE <sub>16</sub>			
00BF <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00C0 <sub>16</sub> 00C1 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 0	G0TM0/G0PO0	XX <sub>16</sub> XX <sub>16</sub>
00C2 <sub>16</sub> 00C3 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 1	G0TM1/G0PO1	XX <sub>16</sub> XX <sub>16</sub>
00C4 <sub>16</sub> 00C5 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 2	G0TM2/G0PO2	XX <sub>16</sub> XX <sub>16</sub>
00C6 <sub>16</sub> 00C7 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 3	G0TM3/G0PO3	XX <sub>16</sub> XX <sub>16</sub>
00C8 <sub>16</sub> 00C9 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 4	G0TM4/G0PO4	XX <sub>16</sub> XX <sub>16</sub>
00CA <sub>16</sub> 00CB <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 5	G0TM5/G0PO5	XX <sub>16</sub> XX <sub>16</sub>
00CC <sub>16</sub> 00CD <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 6	G0TM6/G0PO6	XX <sub>16</sub> XX <sub>16</sub>
00CE <sub>16</sub> 00CF <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 7	G0TM7/G0PO7	XX <sub>16</sub> XX <sub>16</sub>
00D0 <sub>16</sub>	Group 0 Waveform Generating Control Register 0	G0POCR0	0X00 X000 <sub>2</sub>
00D1 <sub>16</sub>	Group 0 Waveform Generating Control Register 1	G0POCR1	0X00 X000 <sub>2</sub>
00D2 <sub>16</sub>	Group 0 Waveform Generating Control Register 2	G0POCR2	0X00 X000 <sub>2</sub>
00D3 <sub>16</sub>	Group 0 Waveform Generating Control Register 3	G0POCR3	0X00 X000 <sub>2</sub>
00D4 <sub>16</sub>	Group 0 Waveform Generating Control Register 4	G0POCR4	0X00 X000 <sub>2</sub>
00D5 <sub>16</sub>	Group 0 Waveform Generating Control Register 5	G0POCR5	0X00 X000 <sub>2</sub>
00D6 <sub>16</sub>	Group 0 Waveform Generating Control Register 6	G0POCR6	0X00 X000 <sub>2</sub>
00D7 <sub>16</sub>	Group 0 Waveform Generating Control Register 7	G0POCR7	0X00 X000 <sub>2</sub>
00D8 <sub>16</sub>	Group 0 Time Measurement Control Register 0	G0TMCR0	00 <sub>16</sub>
00D9 <sub>16</sub>	Group 0 Time Measurement Control Register 1	G0TMCR1	00 <sub>16</sub>
00DA <sub>16</sub>	Group 0 Time Measurement Control Register 2	G0TMCR2	00 <sub>16</sub>
00DB <sub>16</sub>	Group 0 Time Measurement Control Register 3	G0TMCR3	00 <sub>16</sub>
00DC <sub>16</sub>	Group 0 Time Measurement Control Register 4	G0TMCR4	00 <sub>16</sub>
00DD <sub>16</sub>	Group 0 Time Measurement Control Register 5	G0TMCR5	00 <sub>16</sub>
00DE <sub>16</sub>	Group 0 Time Measurement Control Register 6	G0TMCR6	00 <sub>16</sub>
00DF <sub>16</sub>	Group 0 Time Measurement Control Register 7	G0TMCR7	00 <sub>16</sub>
00E0 <sub>16</sub> 00E1 <sub>16</sub>	Group 0 Base Timer Register	G0BT	XX <sub>16</sub> XX <sub>16</sub>
00E2 <sub>16</sub>	Group 0 Base Timer Control Register 0	G0BCR0	00 <sub>16</sub>
00E3 <sub>16</sub>	Group 0 Base Timer Control Register 1	G0BCR1	00 <sub>16</sub>
00E4 <sub>16</sub>	Group 0 Time Measurement Prescaler Register 6	G0TPR6	00 <sub>16</sub>
00E5 <sub>16</sub>	Group 0 Time Measurement Prescaler Register 7	G0TPR7	00 <sub>16</sub>
00E6 <sub>16</sub>	Group 0 Function Enable Register	G0FE	00 <sub>16</sub>
00E7 <sub>16</sub>	Group 0 Function Select Register	G0FS	00 <sub>16</sub>
00E8 <sub>16</sub> 00E9 <sub>16</sub>	Group 0 SI/O Receive Buffer Register	G0RB	XXXX XXXX <sub>2</sub> XX00 XXXX <sub>2</sub>
00EA <sub>16</sub>	Group 0 Transmit Buffer/Receive Data Register	G0TB/G0DR	XX <sub>16</sub>
00EB <sub>16</sub>			
00EC <sub>16</sub>	Group 0 Receive Input Register	G0RI	XX <sub>16</sub>
00ED <sub>16</sub>	Group 0 SI/O Communication Mode Register	G0MR	00 <sub>16</sub>
00EE <sub>16</sub>	Group 0 Transmit Output Register	G0TO	XX <sub>16</sub>
00EF <sub>16</sub>	Group 0 SI/O Communication Control Register	G0CR	0000 X000 <sub>2</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00F0 <sub>16</sub>	Group 0 Data Compare Register 0	G0CMP0	XX <sub>16</sub>
00F1 <sub>16</sub>	Group 0 Data Compare Register 1	G0CMP1	XX <sub>16</sub>
00F2 <sub>16</sub>	Group 0 Data Compare Register 2	G0CMP2	XX <sub>16</sub>
00F3 <sub>16</sub>	Group 0 Data Compare Register 3	G0CMP3	XX <sub>16</sub>
00F4 <sub>16</sub>	Group 0 Data Mask Register 0	G0MSK0	XX <sub>16</sub>
00F5 <sub>16</sub>	Group 0 Data Mask Register 1	G0MSK1	XX <sub>16</sub>
00F6 <sub>16</sub>			
00F7 <sub>16</sub>			
00F8 <sub>16</sub> 00F9 <sub>16</sub>	Group 0 Receive CRC Code Register	G0RCRC	XX <sub>16</sub> XX <sub>16</sub>
00FA <sub>16</sub> 00FB <sub>16</sub>	Group 0 Transmit CRC Code Register	G0TCRC	00 <sub>16</sub> 00 <sub>16</sub>
00FC <sub>16</sub>	Group 0 SI/O Extended Mode Register	G0EMR	00 <sub>16</sub>
00FD <sub>16</sub>	Group 0 SI/O Extended Receive Control Register	G0ERC	00 <sub>16</sub>
00FE <sub>16</sub>	Group 0 SI/O Special Communication Interrupt Detect Register	G0IRF	0000 00XX <sub>2</sub>
00FF <sub>16</sub>	Group 0 SI/O Extended Transmit Control Register	G0ETC	0000 0XXX <sub>2</sub>
0100 <sub>16</sub> 0101 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 0	G1TM0/G1PO0	XX <sub>16</sub> XX <sub>16</sub>
0102 <sub>16</sub> 0103 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 1	G1TM1/G1PO1	XX <sub>16</sub> XX <sub>16</sub>
0104 <sub>16</sub> 0105 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 2	G1TM2/G1PO2	XX <sub>16</sub> XX <sub>16</sub>
0106 <sub>16</sub> 0107 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 3	G1TM3/G1PO3	XX <sub>16</sub> XX <sub>16</sub>
0108 <sub>16</sub> 0109 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 4	G1TM4/G1PO4	XX <sub>16</sub> XX <sub>16</sub>
010A <sub>16</sub> 010B <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 5	G1TM5/G1PO5	XX <sub>16</sub> XX <sub>16</sub>
010C <sub>16</sub> 010D <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 6	G1TM6/G1PO6	XX <sub>16</sub> XX <sub>16</sub>
010E <sub>16</sub> 010F <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 7	G1TM7/G1PO7	XX <sub>16</sub> XX <sub>16</sub>
0110 <sub>16</sub>	Group 1 Waveform Generating Control Register 0	G1POCR0	0X00 X000 <sub>2</sub>
0111 <sub>16</sub>	Group 1 Waveform Generating Control Register 1	G1POCR1	0X00 X000 <sub>2</sub>
0112 <sub>16</sub>	Group 1 Waveform Generating Control Register 2	G1POCR2	0X00 X000 <sub>2</sub>
0113 <sub>16</sub>	Group 1 Waveform Generating Control Register 3	G1POCR3	0X00 X000 <sub>2</sub>
0114 <sub>16</sub>	Group 1 Waveform Generating Control Register 4	G1POCR4	0X00 X000 <sub>2</sub>
0115 <sub>16</sub>	Group 1 Waveform Generating Control Register 5	G1POCR5	0X00 X000 <sub>2</sub>
0116 <sub>16</sub>	Group 1 Waveform Generating Control Register 6	G1POCR6	0X00 X000 <sub>2</sub>
0117 <sub>16</sub>	Group 1 Waveform Generating Control Register 7	G1POCR7	0X00 X000 <sub>2</sub>
0118 <sub>16</sub>	Group 1 Time Measurement Control Register 0	G1TMCR0	00 <sub>16</sub>
0119 <sub>16</sub>	Group 1 Time Measurement Control Register 1	G1TMCR1	00 <sub>16</sub>
011A <sub>16</sub>	Group 1 Time Measurement Control Register 2	G1TMCR2	00 <sub>16</sub>
011B <sub>16</sub>	Group 1 Time Measurement Control Register 3	G1TMCR3	00 <sub>16</sub>
011C <sub>16</sub>	Group 1 Time Measurement Control Register 4	G1TMCR4	00 <sub>16</sub>
011D <sub>16</sub>	Group 1 Time Measurement Control Register 5	G1TMCR5	00 <sub>16</sub>
011E <sub>16</sub>	Group 1 Time Measurement Control Register 6	G1TMCR6	00 <sub>16</sub>
011F <sub>16</sub>	Group 1 Time Measurement Control Register 7	G1TMCR7	00 <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0120 <sub>16</sub> 0121 <sub>16</sub>	Group 1 Base Timer Register	G1BT	XX <sub>16</sub> XX <sub>16</sub>
0122 <sub>16</sub>	Group 1 Base Timer Control Register 0	G1BCR0	00 <sub>16</sub>
0123 <sub>16</sub>	Group 1 Base Timer Control Register 1	G1BCR1	00 <sub>16</sub>
0124 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 6	G1TPR6	00 <sub>16</sub>
0125 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 7	G1TPR7	00 <sub>16</sub>
0126 <sub>16</sub>	Group 1 Function Enable Register	G1FE	00 <sub>16</sub>
0127 <sub>16</sub>	Group 1 Function Select Register	G1FS	00 <sub>16</sub>
0128 <sub>16</sub> 0129 <sub>16</sub>	Group 1 SI/O Receive Buffer Register	G1RB	XXXX XXXX <sub>2</sub> XX00 XXXX <sub>2</sub>
012A <sub>16</sub> 012B <sub>16</sub>	Group 1 Transmit Buffer/Receive Data Register	G1TB/G1DR	XX <sub>16</sub>
012C <sub>16</sub>	Group 1 Receive Input Register	G1RI	XX <sub>16</sub>
012D <sub>16</sub>	Group 1 SI/O Communication Mode Register	G1MR	00 <sub>16</sub>
012E <sub>16</sub>	Group 1 Transmit Output Register	G1TO	XX <sub>16</sub>
012F <sub>16</sub>	Group 1 SI/O Communication Control Register	G1CR	0000 X000 <sub>2</sub>
0130 <sub>16</sub>	Group 1 Data Compare Register 0	G1CMP0	XX <sub>16</sub>
0131 <sub>16</sub>	Group 1 Data Compare Register 1	G1CMP1	XX <sub>16</sub>
0132 <sub>16</sub>	Group 1 Data Compare Register 2	G1CMP2	XX <sub>16</sub>
0133 <sub>16</sub>	Group 1 Data Compare Register 3	G1CMP3	XX <sub>16</sub>
0134 <sub>16</sub>	Group 1 Data Mask Register 0	G1MSK0	XX <sub>16</sub>
0135 <sub>16</sub>	Group 1 Data Mask Register 1	G1MSK1	XX <sub>16</sub>
0136 <sub>16</sub>			
0137 <sub>16</sub>			
0138 <sub>16</sub> 0139 <sub>16</sub>	Group 1 Receive CRC Code Register	G1RCRC	XX <sub>16</sub> XX <sub>16</sub>
013A <sub>16</sub> 013B <sub>16</sub>	Group 1 Transmit CRC Code Register	G1TCRC	00 <sub>16</sub> 00 <sub>16</sub>
013C <sub>16</sub>	Group 1 SI/O Extended Mode Register	G1EMR	00 <sub>16</sub>
013D <sub>16</sub>	Group 1 SI/O Extended Receive Control Register	G1ERC	00 <sub>16</sub>
013E <sub>16</sub>	Group 1 SI/O Special Communication Interrupt Detect Register	G1IRF	0000 00XX <sub>2</sub>
013F <sub>16</sub>	Group 1 SI/O Extended Transmit Control Register	G1ETC	0000 0XXX <sub>2</sub>
0140 <sub>16</sub> 0141 <sub>16</sub>	Group 2 Waveform Generating Register 0	G2PO0	XX <sub>16</sub> XX <sub>16</sub>
0142 <sub>16</sub> 0143 <sub>16</sub>	Group 2 Waveform Generating Register 1	G2PO1	XX <sub>16</sub> XX <sub>16</sub>
0144 <sub>16</sub> 0145 <sub>16</sub>	Group 2 Waveform Generating Register 2	G2PO2	XX <sub>16</sub> XX <sub>16</sub>
0146 <sub>16</sub> 0147 <sub>16</sub>	Group 2 Waveform Generating Register 3	G2PO3	XX <sub>16</sub> XX <sub>16</sub>
0148 <sub>16</sub> 0149 <sub>16</sub>	Group 2 Waveform Generating Register 4	G2PO4	XX <sub>16</sub> XX <sub>16</sub>
014A <sub>16</sub> 014B <sub>16</sub>	Group 2 Waveform Generating Register 5	G2PO5	XX <sub>16</sub> XX <sub>16</sub>
014C <sub>16</sub> 014D <sub>16</sub>	Group 2 Waveform Generating Register 6	G2PO6	XX <sub>16</sub> XX <sub>16</sub>
014E <sub>16</sub> 014F <sub>16</sub>	Group 2 Waveform Generating Register 7	G2PO7	XX <sub>16</sub> XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0150 <sub>16</sub>	Group 2 Waveform Generating Control Register 0	G2POCR0	00 <sub>16</sub>
0151 <sub>16</sub>	Group 2 Waveform Generating Control Register 1	G2POCR1	00 <sub>16</sub>
0152 <sub>16</sub>	Group 2 Waveform Generating Control Register 2	G2POCR2	00 <sub>16</sub>
0153 <sub>16</sub>	Group 2 Waveform Generating Control Register 3	G2POCR3	00 <sub>16</sub>
0154 <sub>16</sub>	Group 2 Waveform Generating Control Register 4	G2POCR4	00 <sub>16</sub>
0155 <sub>16</sub>	Group 2 Waveform Generating Control Register 5	G2POCR5	00 <sub>16</sub>
0156 <sub>16</sub>	Group 2 Waveform Generating Control Register 6	G2POCR6	00 <sub>16</sub>
0157 <sub>16</sub>	Group 2 Waveform Generating Control Register 7	G2POCR7	00 <sub>16</sub>
0158 <sub>16</sub>			
0159 <sub>16</sub>			
015A <sub>16</sub>			
015B <sub>16</sub>			
015C <sub>16</sub>			
015D <sub>16</sub>			
015E <sub>16</sub>			
015F <sub>16</sub>			
0160 <sub>16</sub> 0161 <sub>16</sub>	Group 2 Base Timer Register	G2BT	XX <sub>16</sub> XX <sub>16</sub>
0162 <sub>16</sub>	Group 2 Base Timer Control Register 0	G2BCR0	00 <sub>16</sub>
0163 <sub>16</sub>	Group 2 Base Timer Control Register 1	G2BCR1	00 <sub>16</sub>
0164 <sub>16</sub>	Base Timer Start Register	BTSR	XXXX 0000 <sub>2</sub>
0165 <sub>16</sub>			
0166 <sub>16</sub>	Group 2 Function Enable Register	G2FE	00 <sub>16</sub>
0167 <sub>16</sub>	Group 2 RTP Output Buffer Register	G2RTP	00 <sub>16</sub>
0168 <sub>16</sub>			
0169 <sub>16</sub>			
016A <sub>16</sub>	Group 2 SI/O Communication Mode Register	G2MR	00XX X000 <sub>2</sub>
016B <sub>16</sub>	Group 2 SI/O Communication Control Register	G2CR	0000 X000 <sub>2</sub>
016C <sub>16</sub> 016D <sub>16</sub>	Group 2 SI/O Transmit Buffer Register	G2TB	XX <sub>16</sub> XX <sub>16</sub>
016E <sub>16</sub> 016F <sub>16</sub>	Group 2 SI/O Receive Buffer Register	G2RB	XX <sub>16</sub> XX <sub>16</sub>
0170 <sub>16</sub> 0171 <sub>16</sub>	Group 2 IEBus Address Register	IEAR	XX <sub>16</sub> XX <sub>16</sub>
0172 <sub>16</sub>	Group 2 IEBus Control Register	IECR	00XX X000 <sub>2</sub>
0173 <sub>16</sub>	Group 2 IEBus Transmit Interrupt Cause Detect Register	IETIF	XXX0 0000 <sub>2</sub>
0174 <sub>16</sub>	Group 2 IEBus Receive Interrupt Cause Detect Register	IERIF	XXX0 0000 <sub>2</sub>
0175 <sub>16</sub>			
0176 <sub>16</sub>			
0177 <sub>16</sub>			
0178 <sub>16</sub>	Input Function Select Register	IPS	00 <sub>16</sub>
0179 <sub>16</sub>			
017A <sub>16</sub>	Group 3 SI/O Communication Mode Register	G3MR	00XX 0000 <sub>2</sub>
017B <sub>16</sub>	Group 3 SI/O Communication Control Register	G3CR	0000 X000 <sub>2</sub>
017C <sub>16</sub> 017D <sub>16</sub>	Group 3 SI/O Transmit Buffer Register	G3TB	XX <sub>16</sub> XX <sub>16</sub>
017E <sub>16</sub> 017F <sub>16</sub>	Group 3 SI/O Receive Buffer Register	G3RB	XX <sub>16</sub> XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0180 <sub>16</sub> 0181 <sub>16</sub>	Group 3 Waveform Generating Register 0	G3PO0	XX <sub>16</sub> XX <sub>16</sub>
0182 <sub>16</sub> 0183 <sub>16</sub>	Group 3 Waveform Generating Register 1	G3PO1	XX <sub>16</sub> XX <sub>16</sub>
0184 <sub>16</sub> 0185 <sub>16</sub>	Group 3 Waveform Generating Register 2	G3PO2	XX <sub>16</sub> XX <sub>16</sub>
0186 <sub>16</sub> 0187 <sub>16</sub>	Group 3 Waveform Generating Register 3	G3PO3	XX <sub>16</sub> XX <sub>16</sub>
0188 <sub>16</sub> 0189 <sub>16</sub>	Group 3 Waveform Generating Register 4	G3PO4	XX <sub>16</sub> XX <sub>16</sub>
018A <sub>16</sub> 018B <sub>16</sub>	Group 3 Waveform Generating Register 5	G3PO5	XX <sub>16</sub> XX <sub>16</sub>
018C <sub>16</sub> 018D <sub>16</sub>	Group 3 Waveform Generating Register 6	G3PO6	XX <sub>16</sub> XX <sub>16</sub>
018E <sub>16</sub> 018F <sub>16</sub>	Group 3 Waveform Generating Register 7	G3PO7	XX <sub>16</sub> XX <sub>16</sub>
0190 <sub>16</sub>	Group 3 Waveform Generating Control Register 0	G3POCR0	00 <sub>16</sub>
0191 <sub>16</sub>	Group 3 Waveform Generating Control Register 1	G3POCR1	00 <sub>16</sub>
0192 <sub>16</sub>	Group 3 Waveform Generating Control Register 2	G3POCR2	00 <sub>16</sub>
0193 <sub>16</sub>	Group 3 Waveform Generating Control Register 3	G3POCR3	00 <sub>16</sub>
0194 <sub>16</sub>	Group 3 Waveform Generating Control Register 4	G3POCR4	00 <sub>16</sub>
0195 <sub>16</sub>	Group 3 Waveform Generating Control Register 5	G3POCR5	00 <sub>16</sub>
0196 <sub>16</sub>	Group 3 Waveform Generating Control Register 6	G3POCR6	00 <sub>16</sub>
0197 <sub>16</sub>	Group 3 Waveform Generating Control Register 7	G3POCR7	00 <sub>16</sub>
0198 <sub>16</sub> 0199 <sub>16</sub>	Group 3 Waveform Generating Mask Register 4	G3MK4	XX <sub>16</sub> XX <sub>16</sub>
019A <sub>16</sub> 019B <sub>16</sub>	Group 3 Waveform Generating Mask Register 5	G3MK5	XX <sub>16</sub> XX <sub>16</sub>
019C <sub>16</sub> 019D <sub>16</sub>	Group 3 Waveform Generating Mask Register 6	G3MK6	XX <sub>16</sub> XX <sub>16</sub>
019E <sub>16</sub> 019F <sub>16</sub>	Group 3 Waveform Generating Mask Register 7	G3MK7	XX <sub>16</sub> XX <sub>16</sub>
01A0 <sub>16</sub> 01A1 <sub>16</sub>	Group 3 Base Timer Register	G3BT	XX <sub>16</sub> XX <sub>16</sub>
01A2 <sub>16</sub>	Group 3 Base Timer Control Register 0	G3BCR0	00 <sub>16</sub>
01A3 <sub>16</sub>	Group 3 Base Timer Control Register 1	G3BCR1	00 <sub>16</sub>
01A4 <sub>16</sub>			
01A5 <sub>16</sub>			
01A6 <sub>16</sub>	Group 3 Function Enable Register	G3FE	00 <sub>16</sub>
01A7 <sub>16</sub>	Group 3 RTP Output Buffer Register	G3RTP	00 <sub>16</sub>
01A8 <sub>16</sub>			
01A9 <sub>16</sub>			
01AA <sub>16</sub>			
01AB <sub>16</sub>			
01AC <sub>16</sub>			
01AD <sub>16</sub>	Group 3 SI/O Communication Flag Register	G3FLG	XXXX XXX0 <sub>2</sub>
01AE <sub>16</sub>			
01AF <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
01B0 <sub>16</sub>			
01B1 <sub>16</sub>			
01B2 <sub>16</sub>			
01B3 <sub>16</sub>			
01B4 <sub>16</sub>			
01B5 <sub>16</sub>			
01B6 <sub>16</sub>			
01B7 <sub>16</sub>			
01B8 <sub>16</sub>			
01B9 <sub>16</sub>			
01BA <sub>16</sub>			
01BB <sub>16</sub>			
01BC <sub>16</sub>			
01BD <sub>16</sub>			
01BE <sub>16</sub>			
01BF <sub>16</sub>			
01C0 <sub>16</sub> 01C1 <sub>16</sub>	A/D1 Register 0	AD10	XX <sub>16</sub> XX <sub>16</sub>
01C2 <sub>16</sub> 01C3 <sub>16</sub>	A/D1 Register 1	AD11	XX <sub>16</sub> XX <sub>16</sub>
01C4 <sub>16</sub> 01C5 <sub>16</sub>	A/D1 Register 2	AD12	XX <sub>16</sub> XX <sub>16</sub>
01C6 <sub>16</sub> 01C7 <sub>16</sub>	A/D1 Register 3	AD13	XX <sub>16</sub> XX <sub>16</sub>
01C8 <sub>16</sub> 01C9 <sub>16</sub>	A/D1 Register 4	AD14	XX <sub>16</sub> XX <sub>16</sub>
01CA <sub>16</sub> 01CB <sub>16</sub>	A/D1 Register 5	AD15	XX <sub>16</sub> XX <sub>16</sub>
01CC <sub>16</sub> 01CD <sub>16</sub>	A/D1 Register 6	AD16	XX <sub>16</sub> XX <sub>16</sub>
01CE <sub>16</sub> 01CF <sub>16</sub>	A/D1 Register 7	AD17	XX <sub>16</sub> XX <sub>16</sub>
01D0 <sub>16</sub>			
01D1 <sub>16</sub>			
01D2 <sub>16</sub>			
01D3 <sub>16</sub>			
01D4 <sub>16</sub> 01D5 <sub>16</sub>	A/D1 Control Register 2	AD1CON2	X00X X000 <sub>2</sub>
01D6 <sub>16</sub>	A/D1 Control Register 0	AD1CON0	00 <sub>16</sub>
01D7 <sub>16</sub>	A/D1 Control Register 1	AD1CON1	XX00 0000 <sub>2</sub>
01D8 <sub>16</sub>			
01D9 <sub>16</sub>			
01DA <sub>16</sub>			
01DB <sub>16</sub>			
01DC <sub>16</sub>			
01DD <sub>16</sub>			
01DE <sub>16</sub>			
01DF <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
01E0 <sub>16</sub>	CAN0 Message Slot Buffer 0 Standard ID0	C0SLOT0_0	XX <sub>16</sub>
01E1 <sub>16</sub>	CAN0 Message Slot Buffer 0 Standard ID1	C0SLOT0_1	XX <sub>16</sub>
01E2 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID0	C0SLOT0_2	XX <sub>16</sub>
01E3 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID1	C0SLOT0_3	XX <sub>16</sub>
01E4 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID2	C0SLOT0_4	XX <sub>16</sub>
01E5 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data Length Code	C0SLOT0_5	XX <sub>16</sub>
01E6 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 0	C0SLOT0_6	XX <sub>16</sub>
01E7 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 1	C0SLOT0_7	XX <sub>16</sub>
01E8 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 2	C0SLOT0_8	XX <sub>16</sub>
01E9 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 3	C0SLOT0_9	XX <sub>16</sub>
01EA <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 4	C0SLOT0_10	XX <sub>16</sub>
01EB <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 5	C0SLOT0_11	XX <sub>16</sub>
01EC <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 6	C0SLOT0_12	XX <sub>16</sub>
01ED <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 7	C0SLOT0_13	XX <sub>16</sub>
01EE <sub>16</sub>	CAN0 Message Slot Buffer 0 Time Stamp High-Order	C0SLOT0_14	XX <sub>16</sub>
01EF <sub>16</sub>	CAN0 Message Slot Buffer 0 Time Stamp Low-Order	C0SLOT0_15	XX <sub>16</sub>
01F0 <sub>16</sub>	CAN0 Message Slot Buffer 1 Standard ID0	C0SLOT1_0	XX <sub>16</sub>
01F1 <sub>16</sub>	CAN0 Message Slot Buffer 1 Standard ID1	C0SLOT1_1	XX <sub>16</sub>
01F2 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID0	C0SLOT1_2	XX <sub>16</sub>
01F3 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID1	C0SLOT1_3	XX <sub>16</sub>
01F4 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID2	C0SLOT1_4	XX <sub>16</sub>
01F5 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data Length Code	C0SLOT1_5	XX <sub>16</sub>
01F6 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 0	C0SLOT1_6	XX <sub>16</sub>
01F7 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	XX <sub>16</sub>
01F8 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 2	C0SLOT1_8	XX <sub>16</sub>
01F9 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 3	C0SLOT1_9	XX <sub>16</sub>
01FA <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	XX <sub>16</sub>
01FB <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	XX <sub>16</sub>
01FC <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	XX <sub>16</sub>
01FD <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	XX <sub>16</sub>
01FE <sub>16</sub>	CAN0 Message Slot Buffer 1 Time Stamp High-Order	C0SLOT1_14	XX <sub>16</sub>
01FF <sub>16</sub>	CAN0 Message Slot Buffer 1 Time Stamp Low-Order	C0SLOT1_15	XX <sub>16</sub>
0200 <sub>16</sub> 0201 <sub>16</sub>	CAN0 Control Register 0	C0CTRL0	XX01 0X01 <sub>2</sub> <sup>(1)</sup> XXXX 0000 <sub>2</sub> <sup>(1)</sup>
0202 <sub>16</sub> 0203 <sub>16</sub>	CAN0 Status Register	C0STR	0000 0000 <sub>2</sub> <sup>(1)</sup> X000 0X01 <sub>2</sub> <sup>(1)</sup>
0204 <sub>16</sub> 0205 <sub>16</sub>	CAN0 Extended ID Register	C0IDR	00 <sub>16</sub> <sup>(1)</sup> 00 <sub>16</sub> <sup>(1)</sup>
0206 <sub>16</sub> 0207 <sub>16</sub>	CAN0 Configuration Register	C0CONR	0000 XXXX <sub>2</sub> <sup>(1)</sup> 0000 0000 <sub>2</sub> <sup>(1)</sup>
0208 <sub>16</sub> 0209 <sub>16</sub>	CAN0 Time Stamp Register	C0TSR	00 <sub>16</sub> <sup>(1)</sup> 00 <sub>16</sub> <sup>(1)</sup>
020A <sub>16</sub>	CAN0 Transmit Error Count Register	C0TEC	00 <sub>16</sub> <sup>(1)</sup>
020B <sub>16</sub>	CAN0 Receive Error Count Register	C0REC	00 <sub>16</sub> <sup>(1)</sup>
020C <sub>16</sub> 020D <sub>16</sub>	CAN0 Slot Interrupt Status Register	C0SISTR	00 <sub>16</sub> <sup>(1)</sup> 00 <sub>16</sub> <sup>(1)</sup>
020E <sub>16</sub>			
020F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.



Address	Register	Symbol	Value after RESET
0210 <sub>16</sub>	CAN0 Slot Interrupt Mask Register	C0SIMKR	00 <sub>16</sub> <sup>(2)</sup>
0211 <sub>16</sub>			00 <sub>16</sub> <sup>(2)</sup>
0212 <sub>16</sub>			
0213 <sub>16</sub>			
0214 <sub>16</sub>	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X000 <sub>2</sub> <sup>(2)</sup>
0215 <sub>16</sub>	CAN0 Error Interrupt Status Register	C0EISTR	XXXX X000 <sub>2</sub> <sup>(2)</sup>
0216 <sub>16</sub>			
0217 <sub>16</sub>	CAN0 Baud Rate Prescaler	C0BRP	0000 0001 <sub>2</sub> <sup>(2)</sup>
0218 <sub>16</sub>			
0219 <sub>16</sub>			
021A <sub>16</sub>			
021B <sub>16</sub>			
021C <sub>16</sub>			
021D <sub>16</sub>			
021E <sub>16</sub>			
021F <sub>16</sub>			
0220 <sub>16</sub>			
0221 <sub>16</sub>			
0222 <sub>16</sub>			
0223 <sub>16</sub>			
0224 <sub>16</sub>			
0225 <sub>16</sub>			
0226 <sub>16</sub>			
0227 <sub>16</sub>			
0228 <sub>16</sub>	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 0000 <sub>2</sub> <sup>(2)</sup>
0229 <sub>16</sub>	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 0000 <sub>2</sub> <sup>(2)</sup>
022A <sub>16</sub>	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 0000 <sub>2</sub> <sup>(2)</sup>
022B <sub>16</sub>	CAN0 Global Mask Register Extended ID1	C0GMR3	00 <sub>16</sub> <sup>(2)</sup>
022C <sub>16</sub>	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 0000 <sub>2</sub> <sup>(2)</sup>
022D <sub>16</sub>			
022E <sub>16</sub>			
022F <sub>16</sub>			
0230 <sub>16</sub>	CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0	C0MCTL0/ C0LMAR0	0000 0000 <sub>2</sub> <sup>(2)</sup> XXX0 0000 <sub>2</sub> <sup>(2)</sup>
0231 <sub>16</sub>	CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1	C0MCTL1/ C0LMAR1	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
0232 <sub>16</sub>	CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0	C0MCTL2/ C0LMAR2	0000 0000 <sub>2</sub> <sup>(2)</sup> XXXX 0000 <sub>2</sub> <sup>(2)</sup>
0233 <sub>16</sub>	CAN0 Message Slot 3 Control Register / CAN0 Local Mask Register A Extended ID1	C0MCTL3/ C0LMAR3	00 <sub>16</sub> <sup>(2)</sup> 00 <sub>16</sub> <sup>(2)</sup>
0234 <sub>16</sub>	CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2	C0MCTL4/ C0LMAR4	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
0235 <sub>16</sub>	CAN0 Message Slot 5 Control Register	C0MCTL5	00 <sub>16</sub> <sup>(2)</sup>
0236 <sub>16</sub>	CAN0 Message Slot 6 Control Register	C0MCTL6	00 <sub>16</sub> <sup>(2)</sup>
0237 <sub>16</sub>	CAN0 Message Slot 7 Control Register	C0MCTL7	00 <sub>16</sub> <sup>(2)</sup>
0238 <sub>16</sub>	CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0	C0MCTL8/ C0LMBR0	0000 0000 <sub>2</sub> <sup>(2)</sup> XXX0 0000 <sub>2</sub> <sup>(2)</sup>

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 0220<sub>16</sub> to 023F<sub>16</sub>.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
0239 <sub>16</sub>	CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1	C0MCTL9/ C0LMBR1	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
023A <sub>16</sub>	CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0	C0MCTL10/ C0LMBR2	0000 0000 <sub>2</sub> <sup>(2)</sup> XXXX 0000 <sub>2</sub> <sup>(2)</sup>
023B <sub>16</sub>	CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1	C0MCTL11/ C0LMBR3	00 <sub>16</sub> <sup>(2)</sup> 00 <sub>16</sub> <sup>(2)</sup>
023C <sub>16</sub>	CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2	C0MCTL12/ C0LMBR4	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
023D <sub>16</sub>	CAN0 Message Slot 13 Control Register	C0MCTL13	00 <sub>16</sub> <sup>(2)</sup>
023E <sub>16</sub>	CAN0 Message Slot 14 Control Register	C0MCTL14	00 <sub>16</sub> <sup>(2)</sup>
023F <sub>16</sub>	CAN0 Message Slot 15 Control Register	C0MCTL15	00 <sub>16</sub> <sup>(2)</sup>
0240 <sub>16</sub>	CAN0 Slot Buffer Select Register	C0SBS	00 <sub>16</sub> <sup>(2)</sup>
0241 <sub>16</sub>	CAN0 Control Register 1	C0CTRL1	XX00 00XX <sub>2</sub> <sup>(2)</sup>
0242 <sub>16</sub>	CAN0 Sleep Control Register	C0SLPR	XXXX XXX0 <sub>2</sub>
0243 <sub>16</sub>			
0244 <sub>16</sub>	CAN0 Acceptance Filter Support Register	C0AFS	00 <sub>16</sub> <sup>(2)</sup>
0245 <sub>16</sub>			01 <sub>16</sub> <sup>(2)</sup>
0246 <sub>16</sub>			
0247 <sub>16</sub>			
0248 <sub>16</sub>			
0249 <sub>16</sub>			
024A <sub>16</sub>			
024B <sub>16</sub>			
024C <sub>16</sub>			
024D <sub>16</sub>			
024E <sub>16</sub>			
024F <sub>16</sub>			
0250 <sub>16</sub>			
0251 <sub>16</sub>			
0252 <sub>16</sub>			
0253 <sub>16</sub>			
0254 <sub>16</sub>			
0255 <sub>16</sub>			
0256 <sub>16</sub>			
0257 <sub>16</sub>			
0258 <sub>16</sub>			
0259 <sub>16</sub>			
025A <sub>16</sub>			
025B <sub>16</sub>			
025C <sub>16</sub>			
025D <sub>16</sub>			
025E <sub>16</sub>			
025F <sub>16</sub>			
0260 <sub>16</sub>			
0261 <sub>16</sub> to 02BF <sub>16</sub>			

↑  
(Note 1)  
↓

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTRL1 register switches functions for addresses 0220<sub>16</sub> to 023F<sub>16</sub>.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
02C0 <sub>16</sub> 02C1 <sub>16</sub>	X0 Register Y0 Register	X0R,Y0R	XX <sub>16</sub> XX <sub>16</sub>
02C2 <sub>16</sub> 02C3 <sub>16</sub>	X1 Register Y1 Register	X1R,Y1R	XX <sub>16</sub> XX <sub>16</sub>
02C4 <sub>16</sub> 02C5 <sub>16</sub>	X2 Register Y2 Register	X2R,Y2R	XX <sub>16</sub> XX <sub>16</sub>
02C6 <sub>16</sub> 02C7 <sub>16</sub>	X3 Register Y3 Register	X3R,Y3R	XX <sub>16</sub> XX <sub>16</sub>
02C8 <sub>16</sub> 02C9 <sub>16</sub>	X4 Register Y4 Register	X4R,Y4R	XX <sub>16</sub> XX <sub>16</sub>
02CA <sub>16</sub> 02CB <sub>16</sub>	X5 Register Y5 Register	X5R,Y5R	XX <sub>16</sub> XX <sub>16</sub>
02CC <sub>16</sub> 02CD <sub>16</sub>	X6 Register Y6 Register	X6R,Y6R	XX <sub>16</sub> XX <sub>16</sub>
02CE <sub>16</sub> 02CF <sub>16</sub>	X7 Register Y7 Register	X7R,Y7R	XX <sub>16</sub> XX <sub>16</sub>
02D0 <sub>16</sub> 02D1 <sub>16</sub>	X8 Register Y8 Register	X8R,Y8R	XX <sub>16</sub> XX <sub>16</sub>
02D2 <sub>16</sub> 02D3 <sub>16</sub>	X9 Register Y9 Register	X9R,Y9R	XX <sub>16</sub> XX <sub>16</sub>
02D4 <sub>16</sub> 02D5 <sub>16</sub>	X10 Register Y10 Register	X10R,Y10R	XX <sub>16</sub> XX <sub>16</sub>
02D6 <sub>16</sub> 02D7 <sub>16</sub>	X11 Register Y11 Register	X11R,Y11R	XX <sub>16</sub> XX <sub>16</sub>
02D8 <sub>16</sub> 02D9 <sub>16</sub>	X12 Register Y12 Register	X12R,Y12R	XX <sub>16</sub> XX <sub>16</sub>
02DA <sub>16</sub> 02DB <sub>16</sub>	X13 Register Y13 Register	X13R,Y13R	XX <sub>16</sub> XX <sub>16</sub>
02DC <sub>16</sub> 02DD <sub>16</sub>	X14 Register Y14 Register	X14R,Y14R	XX <sub>16</sub> XX <sub>16</sub>
02DE <sub>16</sub> 02DF <sub>16</sub>	X15 Register Y15 Register	X15R,Y15R	XX <sub>16</sub> XX <sub>16</sub>
02E0 <sub>16</sub>	XY Control Register	XYC	XXXX XX00 <sub>2</sub>
02E1 <sub>16</sub>			
02E2 <sub>16</sub>			
02E3 <sub>16</sub>			
02E4 <sub>16</sub>	UART1 Special Mode Register 4	U1SMR4	00 <sub>16</sub>
02E5 <sub>16</sub>	UART1 Special Mode Register 3	U1SMR3	00 <sub>16</sub>
02E6 <sub>16</sub>	UART1 Special Mode Register 2	U1SMR2	00 <sub>16</sub>
02E7 <sub>16</sub>	UART1 Special Mode Register	U1SMR	00 <sub>16</sub>
02E8 <sub>16</sub>	UART1 Transmit/Receive Mode Register	U1MR	00 <sub>16</sub>
02E9 <sub>16</sub>	UART1 Baud Rate Register	U1BRG	XX <sub>16</sub>
02EA <sub>16</sub> 02EB <sub>16</sub>	UART1 Transmit Buffer Register	U1TB	XX <sub>16</sub> XX <sub>16</sub>
02EC <sub>16</sub>	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000 <sub>2</sub>
02ED <sub>16</sub>	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010 <sub>2</sub>
02EE <sub>16</sub> 02EF <sub>16</sub>	UART1 Receive Buffer Register	U1RB	XX <sub>16</sub> XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
02F0 <sub>16</sub>			
02F1 <sub>16</sub>			
02F2 <sub>16</sub>			
02F3 <sub>16</sub>			
02F4 <sub>16</sub>	UART4 Special Mode Register 4	U4SMR4	00 <sub>16</sub>
02F5 <sub>16</sub>	UART4 Special Mode Register 3	U4SMR3	00 <sub>16</sub>
02F6 <sub>16</sub>	UART4 Special Mode Register 2	U4SMR2	00 <sub>16</sub>
02F7 <sub>16</sub>	UART4 Special Mode Register	U4SMR	00 <sub>16</sub>
02F8 <sub>16</sub>	UART4 Transmit/Receive Mode Register	U4MR	00 <sub>16</sub>
02F9 <sub>16</sub>	UART4 Baud Rate Register	U4BRG	XX <sub>16</sub>
02FA <sub>16</sub>	UART4 Transmit Buffer Register	U4TB	XX <sub>16</sub>
02FB <sub>16</sub>			XX <sub>16</sub>
02FC <sub>16</sub>	UART4 Transmit/Receive Control Register 0	U4C0	0000 1000 <sub>2</sub>
02FD <sub>16</sub>	UART4 Transmit/Receive Control Register 1	U4C1	0000 0010 <sub>2</sub>
02FE <sub>16</sub>	UART4 Receive Buffer Register	U4RB	XX <sub>16</sub>
02FF <sub>16</sub>			XX <sub>16</sub>
0300 <sub>16</sub>	Timer B3, B4, B5 Count Start Flag	TBSR	000X XXXX <sub>2</sub>
0301 <sub>16</sub>			
0302 <sub>16</sub>	Timer A1-1 Register	TA11	XX <sub>16</sub>
0303 <sub>16</sub>			XX <sub>16</sub>
0304 <sub>16</sub>	Timer A2-1 Register	TA21	XX <sub>16</sub>
0305 <sub>16</sub>			XX <sub>16</sub>
0306 <sub>16</sub>	Timer A4-1 Register	TA41	XX <sub>16</sub>
0307 <sub>16</sub>			XX <sub>16</sub>
0308 <sub>16</sub>	Three-Phase PWM Control Register 0	INVC0	00 <sub>16</sub>
0309 <sub>16</sub>	Three-Phase PWM Control Register 1	INVC1	00 <sub>16</sub>
030A <sub>16</sub>	Three-Phase output Buffer Register 0	IDB0	XX11 1111 <sub>2</sub>
030B <sub>16</sub>	Three-Phase output Buffer Register 1	IDB1	XX11 1111 <sub>2</sub>
030C <sub>16</sub>	Dead Time Timer	DTT	XX <sub>16</sub>
030D <sub>16</sub>	Timer B2 Interrupt Generating Frequency Set Counter	ICTB2	XX <sub>16</sub>
030E <sub>16</sub>			
030F <sub>16</sub>			
0310 <sub>16</sub>	Timer B3 Register	TB3	XX <sub>16</sub>
0311 <sub>16</sub>			XX <sub>16</sub>
0312 <sub>16</sub>	Timer B4 Register	TB4	XX <sub>16</sub>
0313 <sub>16</sub>			XX <sub>16</sub>
0314 <sub>16</sub>	Timer B5 Register	TB5	XX <sub>16</sub>
0315 <sub>16</sub>			XX <sub>16</sub>
0316 <sub>16</sub>			
0317 <sub>16</sub>			
0318 <sub>16</sub>			
0319 <sub>16</sub>			
031A <sub>16</sub>			
031B <sub>16</sub>	Timer B3 Mode Register	TB3MR	00XX 0000 <sub>2</sub>
031C <sub>16</sub>	Timer B4 Mode Register	TB4MR	00XX 0000 <sub>2</sub>
031D <sub>16</sub>	Timer B5 Mode Register	TB5MR	00XX 0000 <sub>2</sub>
031E <sub>16</sub>			
031F <sub>16</sub>	External Interrupt Cause Select Register	IFSR	00 <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0320 <sub>16</sub>			
0321 <sub>16</sub>			
0322 <sub>16</sub>			
0323 <sub>16</sub>			
0324 <sub>16</sub>	UART3 Special Mode Register 4	U3SMR4	00 <sub>16</sub>
0325 <sub>16</sub>	UART3 Special Mode Register 3	U3SMR3	00 <sub>16</sub>
0326 <sub>16</sub>	UART3 Special Mode Register 2	U3SMR2	00 <sub>16</sub>
0327 <sub>16</sub>	UART3 Special Mode Register	U3SMR	00 <sub>16</sub>
0328 <sub>16</sub>	UART3 Transmit/Receive Mode Register	U3MR	00 <sub>16</sub>
0329 <sub>16</sub>	UART3 Baud Rate Register	U3BRG	XX <sub>16</sub>
032A <sub>16</sub>	UART3 Transmit Buffer Register	U3TB	XX <sub>16</sub>
032B <sub>16</sub>			XX <sub>16</sub>
032C <sub>16</sub>	UART3 Transmit/Receive Control Register 0	U3C0	0000 1000 <sub>2</sub>
032D <sub>16</sub>	UART3 Transmit/Receive Control Register 1	U3C1	0000 0010 <sub>2</sub>
032E <sub>16</sub>	UART3 Receive Buffer Register	U3RB	XX <sub>16</sub>
032F <sub>16</sub>			XX <sub>16</sub>
0330 <sub>16</sub>			
0331 <sub>16</sub>			
0332 <sub>16</sub>			
0333 <sub>16</sub>			
0334 <sub>16</sub>	UART2 Special Mode Register 4	U2SMR4	00 <sub>16</sub>
0335 <sub>16</sub>	UART2 Special Mode Register 3	U2SMR3	00 <sub>16</sub>
0336 <sub>16</sub>	UART2 Special Mode Register 2	U2SMR2	00 <sub>16</sub>
0337 <sub>16</sub>	UART2 Special Mode Register	U2SMR	00 <sub>16</sub>
0338 <sub>16</sub>	UART2 Transmit/Receive Mode Register	U2MR	00 <sub>16</sub>
0339 <sub>16</sub>	UART2 Baud Rate Register	U2BRG	XX <sub>16</sub>
033A <sub>16</sub>	UART2 Transmit Buffer Register	U2TB	XX <sub>16</sub>
033B <sub>16</sub>			XX <sub>16</sub>
033C <sub>16</sub>	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000 <sub>2</sub>
033D <sub>16</sub>	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010 <sub>2</sub>
033E <sub>16</sub>	UART2 Receive Buffer Register	U2RB	XX <sub>16</sub>
033F <sub>16</sub>			XX <sub>16</sub>
0340 <sub>16</sub>	Count Start Flag	TABSR	00 <sub>16</sub>
0341 <sub>16</sub>	Clock Prescaler Reset Flag	CPSRF	0XXX XXXX <sub>2</sub>
0342 <sub>16</sub>	One-Shot Start Flag	ONSF	00 <sub>16</sub>
0343 <sub>16</sub>	Trigger Select Register	TRGSR	00 <sub>16</sub>
0344 <sub>16</sub>	Up-Down Flag	UDF	00 <sub>16</sub>
0345 <sub>16</sub>			
0346 <sub>16</sub>	Timer A0 Register	TA0	XX <sub>16</sub>
0347 <sub>16</sub>			XX <sub>16</sub>
0348 <sub>16</sub>	Timer A1 Register	TA1	XX <sub>16</sub>
0349 <sub>16</sub>			XX <sub>16</sub>
034A <sub>16</sub>	Timer A2 Register	TA2	XX <sub>16</sub>
034B <sub>16</sub>			XX <sub>16</sub>
034C <sub>16</sub>	Timer A3 Register	TA3	XX <sub>16</sub>
034D <sub>16</sub>			XX <sub>16</sub>
034E <sub>16</sub>	Timer A4 Register	TA4	XX <sub>16</sub>
034F <sub>16</sub>			XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0350 <sub>16</sub> 0351 <sub>16</sub>	Timer B0 Register	TB0	XX <sub>16</sub> XX <sub>16</sub>
0352 <sub>16</sub> 0353 <sub>16</sub>	Timer B1 Register	TB1	XX <sub>16</sub> XX <sub>16</sub>
0354 <sub>16</sub> 0355 <sub>16</sub>	Timer B2 Register	TB2	XX <sub>16</sub> XX <sub>16</sub>
0356 <sub>16</sub>	Timer A0 Mode Register	TA0MR	0000 0X00 <sub>2</sub>
0357 <sub>16</sub>	Timer A1 Mode Register	TA1MR	0000 0X00 <sub>2</sub>
0358 <sub>16</sub>	Timer A2 Mode Register	TA2MR	0000 0X00 <sub>2</sub>
0359 <sub>16</sub>	Timer A3 Mode Register	TA3MR	0000 0X00 <sub>2</sub>
035A <sub>16</sub>	Timer A4 Mode Register	TA4MR	0000 0X00 <sub>2</sub>
035B <sub>16</sub>	Timer B0 Mode Register	TB0MR	00XX 0000 <sub>2</sub>
035C <sub>16</sub>	Timer B1 Mode register	TB1MR	00XX 0000 <sub>2</sub>
035D <sub>16</sub>	Timer B2 Mode Register	TB2MR	00XX 0000 <sub>2</sub>
035E <sub>16</sub>	Timer B2 Special Mode Register	TB2SC	XXXX XXX0 <sub>2</sub>
035F <sub>16</sub>	Count Source Prescaler Register <sup>(1)</sup>	TCSPR	0XXX 0000 <sub>2</sub>
0360 <sub>16</sub>			
0361 <sub>16</sub>			
0362 <sub>16</sub>			
0363 <sub>16</sub>			
0364 <sub>16</sub>	UART0 Special Mode Register 4	U0SMR4	00 <sub>16</sub>
0365 <sub>16</sub>	UART0 Special Mode Register 3	U0SMR3	00 <sub>16</sub>
0366 <sub>16</sub>	UART0 Special Mode Register 2	U0SMR2	00 <sub>16</sub>
0367 <sub>16</sub>	UART0 Special Mode Register	U0SMR	00 <sub>16</sub>
0368 <sub>16</sub>	UART0 Transmit/Receive Mode Register	U0MR	00 <sub>16</sub>
0369 <sub>16</sub>	UART0 Baud Rate Register	U0BRG	XX <sub>16</sub>
036A <sub>16</sub> 036B <sub>16</sub>	UART0 Transmit Buffer Register	U0TB	XX <sub>16</sub> XX <sub>16</sub>
036C <sub>16</sub>	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000 <sub>2</sub>
036D <sub>16</sub>	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010 <sub>2</sub>
036E <sub>16</sub> 036F <sub>16</sub>	UART0 Receive Buffer Register	U0RB	XX <sub>16</sub> XX <sub>16</sub>
0370 <sub>16</sub>			
0371 <sub>16</sub>			
0372 <sub>16</sub>			
0373 <sub>16</sub>			
0374 <sub>16</sub>			
0375 <sub>16</sub>			
0376 <sub>16</sub>	PLL Control Register 0	PLC0	0011 X100 <sub>2</sub>
0377 <sub>16</sub>	PLL Control Register 1	PLC1	XXXX 0000 <sub>2</sub>
0378 <sub>16</sub>	DMA0 Cause Select Register	DM0SL	0X00 0000 <sub>2</sub>
0379 <sub>16</sub>	DMA1 Cause Select Register	DM1SL	0X00 0000 <sub>2</sub>
037A <sub>16</sub>	DMA2 Cause Select Register	DM2SL	0X00 0000 <sub>2</sub>
037B <sub>16</sub>	DMA3 Cause Select Register	DM3SL	0X00 0000 <sub>2</sub>
037C <sub>16</sub> 037D <sub>16</sub>	CRC Data Register	CRCD	XX <sub>16</sub> XX <sub>16</sub>
037E <sub>16</sub> 037F <sub>16</sub>	CRC Input Register	CRCIN	XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The TCSPR register maintains the values set before reset even if software reset or watchdog timer reset is performed.

Address	Register	Symbol	Value after RESET
0380 <sub>16</sub> 0381 <sub>16</sub>	A/D0 Register 0	AD00	XX <sub>16</sub> XX <sub>16</sub>
0382 <sub>16</sub> 0383 <sub>16</sub>	A/D0 Register 1	AD01	XX <sub>16</sub> XX <sub>16</sub>
0384 <sub>16</sub> 0385 <sub>16</sub>	A/D0 Register 2	AD02	XX <sub>16</sub> XX <sub>16</sub>
0386 <sub>16</sub> 0387 <sub>16</sub>	A/D0 Register 3	AD03	XX <sub>16</sub> XX <sub>16</sub>
0388 <sub>16</sub> 0389 <sub>16</sub>	A/D0 Register 4	AD04	XX <sub>16</sub> XX <sub>16</sub>
038A <sub>16</sub> 038B <sub>16</sub>	A/D0 Register 5	AD05	XX <sub>16</sub> XX <sub>16</sub>
038C <sub>16</sub> 038D <sub>16</sub>	A/D0 Register 6	AD06	XX <sub>16</sub> XX <sub>16</sub>
038E <sub>16</sub> 038F <sub>16</sub>	A/D0 Register 7	AD07	XX <sub>16</sub> XX <sub>16</sub>
0390 <sub>16</sub>			
0391 <sub>16</sub>			
0392 <sub>16</sub>			
0393 <sub>16</sub>			
0394 <sub>16</sub> 0395 <sub>16</sub>	A/D0 Control Register 2	AD0CON2	X000 0000 <sub>2</sub>
0396 <sub>16</sub>	A/D0 Control Register 0	AD0CON0	00 <sub>16</sub>
0397 <sub>16</sub>	A/D0 Control Register 1	AD0CON1	00 <sub>16</sub>
0398 <sub>16</sub> 0399 <sub>16</sub>	D/A Register 0	DA0	XX <sub>16</sub>
039A <sub>16</sub> 039B <sub>16</sub>	D/A Register 1	DA1	XX <sub>16</sub>
039C <sub>16</sub> 039D <sub>16</sub>	D/A Control Register	DACON	XXXX XX00 <sub>2</sub>
039E <sub>16</sub>			
039F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

&lt;144-pin package&gt;

Address	Register	Symbol	Value after RESET
03A0 <sub>16</sub>	Function Select Register A8	PS8	X000 0000 <sub>2</sub>
03A1 <sub>16</sub>	Function Select Register A9	PS9	00 <sub>16</sub>
03A2 <sub>16</sub>			
03A3 <sub>16</sub>			
03A4 <sub>16</sub>			
03A5 <sub>16</sub>			
03A6 <sub>16</sub>			
03A7 <sub>16</sub>			
03A8 <sub>16</sub>			
03A9 <sub>16</sub>			
03AA <sub>16</sub>			
03AB <sub>16</sub>			
03AC <sub>16</sub>			
03AD <sub>16</sub>			
03AE <sub>16</sub>			
03AF <sub>16</sub>	Function Select Register C	PSC	00X0 0000 <sub>2</sub>
03B0 <sub>16</sub>	Function Select Register A0	PS0	00 <sub>16</sub>
03B1 <sub>16</sub>	Function Select Register A1	PS1	00 <sub>16</sub>
03B2 <sub>16</sub>	Function Select Register B0	PSL0	00 <sub>16</sub>
03B3 <sub>16</sub>	Function Select Register B1	PSL1	00 <sub>16</sub>
03B4 <sub>16</sub>	Function Select Register A2	PS2	00X0 0000 <sub>2</sub>
03B5 <sub>16</sub>	Function Select Register A3	PS3	00 <sub>16</sub>
03B6 <sub>16</sub>	Function Select Register B2	PSL2	00X0 0000 <sub>2</sub>
03B7 <sub>16</sub>	Function Select Register B3	PSL3	00 <sub>16</sub>
03B8 <sub>16</sub>			
03B9 <sub>16</sub>	Function Select Register A5	PS5	XXX0 0000 <sub>2</sub>
03BA <sub>16</sub>			
03BB <sub>16</sub>			
03BC <sub>16</sub>	Function Select Register A6	PS6	00 <sub>16</sub>
03BD <sub>16</sub>	Function Select Register A7	PS7	00 <sub>16</sub>
03BE <sub>16</sub>			
03BF <sub>16</sub>			
03C0 <sub>16</sub>	Port P6 Register	P6	XX <sub>16</sub>
03C1 <sub>16</sub>	Port P7 Register	P7	XX <sub>16</sub>
03C2 <sub>16</sub>	Port P6 Direction Register	PD6	00 <sub>16</sub>
03C3 <sub>16</sub>	Port P7 Direction Register	PD7	00 <sub>16</sub>
03C4 <sub>16</sub>	Port P8 Register	P8	XX <sub>16</sub>
03C5 <sub>16</sub>	Port P9 Register	P9	XX <sub>16</sub>
03C6 <sub>16</sub>	Port P8 Direction Register	PD8	00X0 0000 <sub>2</sub>
03C7 <sub>16</sub>	Port P9 Direction Register	PD9	00 <sub>16</sub>
03C8 <sub>16</sub>	Port P10 Register	P10	XX <sub>16</sub>
03C9 <sub>16</sub>	Port P11 Register	P11	XX <sub>16</sub>
03CA <sub>16</sub>	Port P10 Direction Register	PD10	00 <sub>16</sub>
03CB <sub>16</sub>	Port P11 Direction Register	PD11	XXX0 0000 <sub>2</sub>
03CC <sub>16</sub>	Port P12 Register	P12	XX <sub>16</sub>
03CD <sub>16</sub>	Port P13 Register	P13	XX <sub>16</sub>
03CE <sub>16</sub>	Port P12 Direction Register	PD12	00 <sub>16</sub>
03CF <sub>16</sub>	Port P13 Direction Register	PD13	00 <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.



&lt;144-pin package&gt;

Address	Register	Symbol	Value after RESET
03D0 <sub>16</sub>	Port P14 Register	P14	XX <sub>16</sub>
03D1 <sub>16</sub>	Port P15 Register	P15	XX <sub>16</sub>
03D2 <sub>16</sub>	Port P14 Direction Register	PD14	X000 0000 <sub>2</sub>
03D3 <sub>16</sub>	Port P15 Direction Register	PD15	00 <sub>16</sub>
03D4 <sub>16</sub>			
03D5 <sub>16</sub>			
03D6 <sub>16</sub>			
03D7 <sub>16</sub>			
03D8 <sub>16</sub>			
03D9 <sub>16</sub>			
03DA <sub>16</sub>	Pull-Up Control Register 2	PUR2	00 <sub>16</sub>
03DB <sub>16</sub>	Pull-Up Control Register 3	PUR3	00 <sub>16</sub>
03DC <sub>16</sub>	Pull-Up Control Register 4	PUR4	XXXX 0000 <sub>2</sub>
03DD <sub>16</sub>			
03DE <sub>16</sub>			
03DF <sub>16</sub>			
03E0 <sub>16</sub>	Port P0 Register	P0	XX <sub>16</sub>
03E1 <sub>16</sub>	Port P1 Register	P1	XX <sub>16</sub>
03E2 <sub>16</sub>	Port P0 Direction Register	PD0	00 <sub>16</sub>
03E3 <sub>16</sub>	Port P1 Direction Register	PD1	00 <sub>16</sub>
03E4 <sub>16</sub>	Port P2 Register	P2	XX <sub>16</sub>
03E5 <sub>16</sub>	Port P3 Register	P3	XX <sub>16</sub>
03E6 <sub>16</sub>	Port P2 Direction Register	PD2	00 <sub>16</sub>
03E7 <sub>16</sub>	Port P3 Direction Register	PD3	00 <sub>16</sub>
03E8 <sub>16</sub>	Port P4 Register	P4	XX <sub>16</sub>
03E9 <sub>16</sub>	Port P5 Register	P5	XX <sub>16</sub>
03EA <sub>16</sub>	Port P4 Direction Register	PD4	00 <sub>16</sub>
03EB <sub>16</sub>	Port P5 Direction Register	PD5	00 <sub>16</sub>
03EC <sub>16</sub>			
03ED <sub>16</sub>			
03EE <sub>16</sub>			
03EF <sub>16</sub>			
03F0 <sub>16</sub>	Pull-Up Control Register 0	PUR0	00 <sub>16</sub>
03F1 <sub>16</sub>	Pull-Up Control Register 1	PUR1	XXXX 0000 <sub>2</sub>
03F2 <sub>16</sub>			
03F3 <sub>16</sub>			
03F4 <sub>16</sub>			
03F5 <sub>16</sub>			
03F6 <sub>16</sub>			
03F7 <sub>16</sub>			
03F8 <sub>16</sub>			
03F9 <sub>16</sub>			
03FA <sub>16</sub>			
03FB <sub>16</sub>			
03FC <sub>16</sub>			
03FD <sub>16</sub>			
03FE <sub>16</sub>			
03FF <sub>16</sub>	Port Control Register	PCR	XXXX XXX0 <sub>2</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.



<100-pin package>

Address	Register	Symbol	Value after RESET	
03A0 <sub>16</sub>				(Note 2)
03A1 <sub>16</sub>				
03A2 <sub>16</sub>				
03A3 <sub>16</sub>				
03A4 <sub>16</sub>				
03A5 <sub>16</sub>				
03A6 <sub>16</sub>				
03A7 <sub>16</sub>				
03A8 <sub>16</sub>				
03A9 <sub>16</sub>				
03AA <sub>16</sub>				
03AB <sub>16</sub>				
03AC <sub>16</sub>				
03AD <sub>16</sub>				
03AE <sub>16</sub>				
03AF <sub>16</sub>	Function Select Register C	PSC	0X00 0000 <sub>2</sub>	
03B0 <sub>16</sub>	Function Select Register A0	PS0	00 <sub>16</sub>	
03B1 <sub>16</sub>	Function Select Register A1	PS1	00 <sub>16</sub>	
03B2 <sub>16</sub>	Function Select Register B0	PSL0	00 <sub>16</sub>	
03B3 <sub>16</sub>	Function Select Register B1	PSL1	00 <sub>16</sub>	
03B4 <sub>16</sub>	Function Select Register A2	PS2	00X0 0000 <sub>2</sub>	
03B5 <sub>16</sub>	Function Select Register A3	PS3	00 <sub>16</sub>	
03B6 <sub>16</sub>	Function Select Register B2	PSL2	00X0 0000 <sub>2</sub>	
03B7 <sub>16</sub>	Function Select Register B3	PSL3	00 <sub>16</sub>	
03B8 <sub>16</sub>				
03B9 <sub>16</sub>				(Note 2)
03BA <sub>16</sub>				
03BB <sub>16</sub>				
03BC <sub>16</sub>				(Note 2)
03BD <sub>16</sub>				
03BE <sub>16</sub>				
03BF <sub>16</sub>				
03C0 <sub>16</sub>	Port P6 Register	P6	XX <sub>16</sub>	
03C1 <sub>16</sub>	Port P7 Register	P7	XX <sub>16</sub>	
03C2 <sub>16</sub>	Port P6 Direction Register	PD6	00 <sub>16</sub>	
03C3 <sub>16</sub>	Port P7 Direction Register	PD7	00 <sub>16</sub>	
03C4 <sub>16</sub>	Port P8 Register	P8	XX <sub>16</sub>	
03C5 <sub>16</sub>	Port P9 Register	P9	XX <sub>16</sub>	
03C6 <sub>16</sub>	Port P8 Direction Register	PD8	00X0 0000 <sub>2</sub>	
03C7 <sub>16</sub>	Port P9 Direction Register	PD9	00 <sub>16</sub>	
03C8 <sub>16</sub>	Port P10 Register	P10	XX <sub>16</sub>	
03C9 <sub>16</sub>				(Note 2)
03CA <sub>16</sub>	Port P10 Direction Register	PD10	00 <sub>16</sub>	
03CB <sub>16</sub>				(Note 1)
03CC <sub>16</sub>				(Note 2)
03CD <sub>16</sub>				
03CE <sub>16</sub>				(Note 1)
03CF <sub>16</sub>				

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

-  Set address spaces 03CB<sub>16</sub>, 03CE<sub>16</sub> and 03CF<sub>16</sub> to "FF<sub>16</sub>" in the 100-pin package.
-  Address spaces 03A0<sub>16</sub>, 03A1<sub>16</sub>, 03B9<sub>16</sub>, 03BC<sub>16</sub>, 03BD<sub>16</sub>, 03C9<sub>16</sub>, 03CC<sub>16</sub> and 03CD<sub>16</sub> are not provided in the 100-pin package.




&lt;100-pin package&gt;

Address	Register	Symbol	Value after RESET	
03D0 <sub>16</sub>				(Note 3)
03D1 <sub>16</sub>				
03D2 <sub>16</sub>				(Note 1)
03D3 <sub>16</sub>				
03D4 <sub>16</sub>				
03D5 <sub>16</sub>				
03D6 <sub>16</sub>				
03D7 <sub>16</sub>				
03D8 <sub>16</sub>				
03D9 <sub>16</sub>				
03DA <sub>16</sub>	Pull-up Control Register 2	PUR2	00 <sub>16</sub>	
03DB <sub>16</sub>	Pull-up Control Register 3	PUR3	00 <sub>16</sub>	
03DC <sub>16</sub>				(Note 2)
03DD <sub>16</sub>				
03DE <sub>16</sub>				
03DF <sub>16</sub>				
03E0 <sub>16</sub>	Port P0 Register	P0	XX <sub>16</sub>	
03E1 <sub>16</sub>	Port P1 Register	P1	XX <sub>16</sub>	
03E2 <sub>16</sub>	Port P0 Direction Register	PD0	00 <sub>16</sub>	
03E3 <sub>16</sub>	Port P1 Direction Register	PD1	00 <sub>16</sub>	
03E4 <sub>16</sub>	Port P2 Register	P2	XX <sub>16</sub>	
03E5 <sub>16</sub>	Port P3 Register	P3	XX <sub>16</sub>	
03E6 <sub>16</sub>	Port P2 Direction Register	PD2	00 <sub>16</sub>	
03E7 <sub>16</sub>	Port P3 Direction Register	PD3	00 <sub>16</sub>	
03E8 <sub>16</sub>	Port P4 Register	P4	XX <sub>16</sub>	
03E9 <sub>16</sub>	Port P5 Register	P5	XX <sub>16</sub>	
03EA <sub>16</sub>	Port P4 Direction Register	PD4	00 <sub>16</sub>	
03EB <sub>16</sub>	Port P5 Direction Register	PD5	00 <sub>16</sub>	
03EC <sub>16</sub>				
03ED <sub>16</sub>				
03EE <sub>16</sub>				
03EF <sub>16</sub>				
03F0 <sub>16</sub>	Pull-Up Control Register 0	PUR0	00 <sub>16</sub>	
03F1 <sub>16</sub>	Pull-Up Control Register 1	PUR1	XXXX 0000 <sub>2</sub>	
03F2 <sub>16</sub>				
03F3 <sub>16</sub>				
03F4 <sub>16</sub>				
03F5 <sub>16</sub>				
03F6 <sub>16</sub>				
03F7 <sub>16</sub>				
03F8 <sub>16</sub>				
03F9 <sub>16</sub>				
03FA <sub>16</sub>				
03FB <sub>16</sub>				
03FC <sub>16</sub>				
03FD <sub>16</sub>				
03FE <sub>16</sub>				
03FF <sub>16</sub>	Port Control Register	PCR	XXXX XXX0 <sub>2</sub>	

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

-  Set address spaces 03D2<sub>16</sub> and 03D3<sub>16</sub> to "FF<sub>16</sub>" in the 100-pin package.
-  Set address spaces 03DC<sub>16</sub> to "00<sub>16</sub>" in the 100-pin package.
-  Address spaces 03D0<sub>16</sub> and 03D1<sub>16</sub> are not provided in the 100-pin package.

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (M32C/83)

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Value	Unit
V <sub>CC</sub>	Supply Voltage	V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
AV <sub>CC</sub>	Analog Supply Voltage	V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
V <sub>I</sub>	Input Voltage	RESET, CNV <sub>SS</sub> , BYTE, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub>	-0.3 to V <sub>CC</sub> +0.3	V
		P7 <sub>0</sub> , P7 <sub>1</sub>	-0.3 to 6.0	V
V <sub>O</sub>	Output Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>OUT</sub>	-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power Dissipation	T <sub>opr</sub> =25° C	500	mW
T <sub>opr</sub>	Operating Ambient Temperature		-20 to 85	° C
T <sub>stg</sub>	Storage Temperature		-65 to 150	° C

**NOTES:**

- P11 to P15 are provided in the 144-pin package.

**Table 5.2 Recommended Operating Conditions (V<sub>CC</sub> = 3.0V to 5.5V at Topr = – 20 to 85°C)**

Symbol	Parameter		Standard			Unit
			Min	Typ	Max	
V <sub>CC</sub>	Supply Voltage (Through VDC)		3.0	5.0	5.5	V
	Supply Voltage (Not through VDC)		3.0	3.3	3.6	V
AV <sub>CC</sub>	Analog Supply Voltage			V <sub>CC</sub>		V
V <sub>SS</sub>	Supply Voltage			0		V
AV <sub>SS</sub>	Analog Supply Voltage			0		V
V <sub>IH</sub>	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , $\overline{\text{RESET}}$ , CNV <sub>SS</sub> , BYTE	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
		P70, P71	0.8V <sub>CC</sub>		6.0	
		P00-P07, P10-P17 (in single-chip mode)	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0.5V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , $\overline{\text{RESET}}$ , CNV <sub>SS</sub> , BYTE	0		0.2V <sub>CC</sub>	V
		P00-P07, P10-P17 (in single-chip mode)	0		0.2V <sub>CC</sub>	V
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0		0.16V <sub>CC</sub>	V
I <sub>OH(peak)</sub>	Peak Output High ("H") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-10.0	mA
I <sub>OH(avg)</sub>	Average Output High ("H") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-5.0	mA
I <sub>OL(peak)</sub>	Peak Output Low ("L") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			10.0	mA
I <sub>OL(avg)</sub>	Average Output Low ("L") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			5.0	mA
f(X <sub>IN</sub> )	Main Clock Input Frequency	Through VDC	V <sub>CC</sub> =4.2 to 5.5V	0	32	MHz
			V <sub>CC</sub> =3.0 to 4.3V	0	20	MHz
		Not through VDC	V <sub>CC</sub> =3.0 to 3.6	0	20	MHz
f(X <sub>CIN</sub> )	Sub Clock Oscillation Frequency			32.768	50	kHz

## NOTES:

- Typical values when average output current is 100ms.
- Total I<sub>OL(peak)</sub> for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.  
Total I<sub>OH(peak)</sub> for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be -80mA or less.  
Total I<sub>OL(peak)</sub> for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.  
Total I<sub>OH(peak)</sub> for P3, P4, P5, P6, P72 to P77, P80 to P84, P12 and P13 must be -80mA or less.
- V<sub>IH</sub> and V<sub>IL</sub> reference for P87 applies when P87 is used as a programmable input port.  
It does not apply to P87 used as X<sub>CIN</sub>.
- P11 to P15 are provided in the 144-pin package only.

**Table 5.3 Electrical Characteristics (VCC=4.2 to 5.5V, VSS=0V  
at Topr= -20 to 85°C, f(XIN)=32MHz unless otherwise specified)**

Symbol	Parameter	Condition	Standard			Unit	
			Min	Typ	Max		
VOH	Output High ("H") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OH</sub> =-5mA	V <sub>CC</sub> - 2.0			V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OH</sub> =-200μA	V <sub>CC</sub> - 0.3			
		X <sub>OUT</sub>	I <sub>OH</sub> =-1mA	3.0			V
		X <sub>COU</sub> T	No load applied		3.3		V
VOL	Output Low ("L") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OL</sub> =5mA			2.0	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OL</sub> =200μA			0.45	
		X <sub>OUT</sub>	I <sub>OL</sub> =1mA			2.0	V
		X <sub>COU</sub> T	No load applied		0		V
VT+ - VT-	Hysteresis	HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, ADTRG, CTS0-CTS4, CLK0-CLK4, TA0OUT-TA4OUT, NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		RESET		0.2		1.8	
I <sub>IH</sub>	Input High ("H") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =5V			5.0	μA
I <sub>IL</sub>	Input Low ("L") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =0V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up Resistance	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	V <sub>I</sub> =0V	30	50	167	kΩ
R <sub>FXIN</sub>	Feedback Resistance	X <sub>IN</sub>			1.5		MΩ
R <sub>FXIN</sub>	Feedback Resistance	X <sub>CIN</sub>			10		MΩ
V <sub>RAM</sub>	RAM Standby Voltage	Through VDC		2.5			V
I <sub>CC</sub>	Power Supply Current	Measurement conditions: In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	f(X <sub>IN</sub> )=32 MHz, square wave, no division		40	54	mA
			f(X <sub>CIN</sub> )=32 kHz, with a wait state, Topr=25° C		470		μA
			Topr=25° C when the clock stops		0.4	20	μA

NOTES:

- P11 to P15 are provided in the 144-pin package only.

**Table 5.4 A/D Conversion Characteristics (V<sub>CC</sub> = AV<sub>CC</sub> = V<sub>REF</sub> = 4.2 to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V at Topr = -20 to 85°C, f(X<sub>IN</sub>) = 32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution	V <sub>REF</sub> =V <sub>CC</sub>			10	Bits
INL	Integral Nonlinearity Error	V <sub>REF</sub> =V <sub>CC</sub> =5V	AN <sub>0</sub> to AN <sub>7</sub> AN <sub>EX0</sub> , AN <sub>EX1</sub>		±3	LSB
						LSB
			External op-amp connection mode		±7	LSB
						LSB
DNL	Differential Nonlinearity Error				±1	LSB
-	Offset Error				±3	LSB
-	Gain Error				±3	LSB
R <sub>LADDER</sub>	Resistor Ladder	V <sub>REF</sub> =V <sub>CC</sub>	8		40	kΩ
t <sub>CONV</sub>	10-bit Conversion Time		2.1			μs
t <sub>CONV</sub>	8-bit Conversion Time		1.8			μs
t <sub>SAMP</sub>	Sample Time		0.2			μs
V <sub>REF</sub>	Reference Voltage		2		V <sub>CC</sub>	V
V <sub>IA</sub>	Analog Input Voltage		0		V <sub>REF</sub>	V

## NOTES:

1. Divide f(X<sub>IN</sub>), if exceeding 16 MHz, to keep φ<sub>AD</sub> frequency at 16 MHz or less.

**Table 5.5 D/A Conversion Characteristics (V<sub>CC</sub> = V<sub>REF</sub> = 4.2 to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V at Topr = -20 to 85°C, f(X<sub>IN</sub>) = 32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>SU</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.5	mA

## NOTES:

1. Measurement results when using one D/A converter. The DA<sub>i</sub> register (i=0, 1) of the D/A converter not being used is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded. I<sub>VREF</sub> flows even if the VCUT bit in the AD<sub>i</sub>CON1 register is set to "0" (no V<sub>REF</sub> connection).

**Table 5.6 Flash Memory Version Electrical Characteristics**

Parameter	Standard			Unit
	Min	Typ	Max	
Program Time (per page)		8	120	ms
Block Erase Time (per block)		50	600	ms

## NOTES:

1. V<sub>CC</sub>= 4.2 to 5.5V (through VDC), 3.0 to 3.6V (not through VDC) at Topr= 0 to 60° C, unless otherwise specified

**Timing Requirements (V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = -20 to 85°C unless otherwise specified)****Table 5.7 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc	External Clock Input Cycle Time	33		ns
tw(H)	External Clock Input High ("H") Pulse Width	13		ns
tw(L)	External Clock Input Low ("L") Pulse Width	13		ns
tr	External Clock Rise Time		5	ns
tf	External Clock Fall Time		5	ns

**Table 5.8 Memory Expansion and Microprocessor Modes**

Symbol	Parameter	Standard		Unit
		Min	Max	
tac1(RD-DB)	Data Input Access Time (RD standard, with no wait state)		(Note 1)	ns
tac1(AD-DB)	Data Input Access Time (AD standard, CS standard, with no wait state)		(Note 1)	ns
tac2(RD-DB)	Data Input Access Time (RD standard, with a wait state)		(Note 1)	ns
tac2(AD-DB)	Data Input Access Time (AD standard, CS standard, with a wait state)		(Note 1)	ns
tac3(RD-DB)	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
tac3(AD-DB)	Data Input Access Time (AD standard, CS standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
tac4(RAS-DB)	Data Input Access Time (RAS standard, when accessing a DRAM space)		(Note 1)	ns
tac4(CAS-DB)	Data Input Access Time (CAS standard, when accessing a DRAM space)		(Note 1)	ns
tac4(CAD-DB)	Data Input Access Time (CAD standard, when accessing a DRAM space)		(Note 1)	ns
tsu(DB-BCLK)	Data Input Setup Time	26		ns
tsu(RDY-BCLK)	RDY Input Setup Time	26		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	30		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(CAS-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns
td(BCLK-HLDA)	HLDA Output Delay Time		25	ns

**NOTES:**

- Values can be obtained from the following equations, according to BCLK frequency. Insert a wait state or lower the operation frequency, f<sub>(BCLK)</sub>, if the calculated value is negative.

$$tac1(RD - DB) = \frac{10^9}{f_{(BCLK)} \times 2} - 35 \quad [ns]$$

$$tac1(AD - DB) = \frac{10^9}{f_{(BCLK)}} - 35 \quad [ns]$$

$$tac2(RD - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (m=3 \text{ with 1 wait state, } m=5 \text{ with 2 wait states and } m=7 \text{ with 3 wait states})$$

$$tac2(AD - DB) = \frac{10^9 \times n}{f_{(BCLK)}} - 35 \quad [ns] \quad (n=2 \text{ with 1 wait state, } n=3 \text{ with 2 wait states and } n=4 \text{ with 3 wait states})$$

$$tac3(RD - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$tac3(AD - DB) = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (n=5 \text{ with 2 wait states and } n=7 \text{ with 3 wait states})$$

$$tac4(RAS - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (m=3 \text{ with 1 wait state and } m=5 \text{ with 2 wait states})$$

$$tac4(CAS - DB) = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (n=1 \text{ with 1 wait state and } n=3 \text{ when 2 wait states})$$

$$tac4(CAD - DB) = \frac{10^9 \times l}{f_{(BCLK)}} - 35 \quad [ns] \quad (l=1 \text{ with 1 wait state and } l=2 \text{ with 2 wait states})$$



**Timing Requirements****(VCC = 4.2 to 5.5V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)****Table 5.9 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAin Input Cycle Time	100		ns
tw(TAH)	TAin Input High ("H") Pulse Width	40		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	40		ns

**Table 5.10 Timer A Input (Gate Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAin Input Cycle Time	400		ns
tw(TAH)	TAin Input High ("H") Pulse Width	200		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	200		ns

**Table 5.11 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAin Input Cycle Time	200		ns
tw(TAH)	TAin Input High ("H") Pulse Width	100		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	100		ns

**Table 5.12 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(TAH)	TAin Input High ("H") Pulse Width	100		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	100		ns

**Table 5.13 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(UP)	TAiout Input Cycle Time	2000		ns
tw(UPH)	TAiout Input High ("H") Pulse Width	1000		ns
tw(UPL)	TAiout Input Low ("L") Pulse Width	1000		ns
tsu(UP-TIN)	TAiout Input Setup Time	400		ns
th(TIN-UP)	TAiout Input Hold Time	400		ns

**Timing Requirements****(VCC = 4.2 to 5.5V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)****Table 5.14 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TB)	TBiN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiN Input High ("H") Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width (counted on one edge)	40		ns
tc(TB)	TBiN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiN Input High ("H") Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width (counted on both edges)	80		ns

**Table 5.15 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Pulse Width	200		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width	200		ns

**Table 5.16 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Pulse Width	200		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width	200		ns

**Table 5.17 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(AD)	$\overline{\text{ADTRG}}$ Input Cycle Time (required for re-trigger)	1000		ns
tw(ADL)	$\overline{\text{ADTRG}}$ Input Low ("L") Pulse Width	125		ns

**Table 5.18 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(CLK)	CLKi Input Cycle Time	200		ns
tw(CLKH)	CLKi Input High ("H") Pulse Width	100		ns
tw(CLKL)	CLKi Input Low ("L") Pulse Width	100		ns
td(CQ)	TxDi Output Delay Time		80	ns
th(CQ)	TxDi Hold Time	0		ns
tsu(DQ)	RxDi Input Set Up Time	30		ns
th(CQ)	RxDi Input Hold Time	90		ns

**Table 5.19 External Interrupt  $\overline{\text{INTi}}$  Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(INH)	$\overline{\text{INTi}}$ Input High ("H") Pulse Width	250		ns
tw(INL)	$\overline{\text{INTi}}$ Input Low ("L") Pulse Width	250		ns

**Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 5.20 Memory Expansion Mode and Microprocessor Mode (with No Wait State)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard)		0		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		0		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-2		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-3		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
tw(WR)	WR Output Width		(Note 1)		ns

**NOTES:**

- Values can be obtained from the following equations, according to BCLK frequency.

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9}{f(BCLK) \times 2} - 15 \quad [ns]$$

**Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 5.21 Memory Expansion Mode and Microprocessor Mode  
(With a Wait State, Accessing an External Memory)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
t <sub>d(BCLK-AD)</sub>	Address Output Delay Time	See Figure 5.1		18	ns
t <sub>h(BCLK-AD)</sub>	Address Output Hold Time (BCLK standard)		-3		ns
t <sub>h(RD-AD)</sub>	Address Output Hold Time (RD standard)		0		ns
t <sub>h(WR-AD)</sub>	Address Output Hold Time (WR standard)		(Note 1)		ns
t <sub>d(BCLK-CS)</sub>	Chip-select Signal Output Delay Time			18	ns
t <sub>h(BCLK-CS)</sub>	Chip-select Signal Output Hold Time (BCLK standard)		-3		ns
t <sub>h(RD-CS)</sub>	Chip-select Signal Output Hold Time (RD standard)		0		ns
t <sub>h(WR-CS)</sub>	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
t <sub>d(BCLK-ALE)</sub>	ALE Signal Output Delay Time			18	ns
t <sub>h(BCLK-ALE)</sub>	ALE Signal Output Hold Time		-2		ns
t <sub>d(BCLK-RD)</sub>	RD Signal Output Delay Time			18	ns
t <sub>h(BCLK-RD)</sub>	RD Signal Output Hold Time		-5		ns
t <sub>d(BCLK-WR)</sub>	WR Signal Output Delay Time			18	ns
t <sub>h(BCLK-WR)</sub>	WR Signal Output Hold Time		-3		ns
t <sub>d(DB-WR)</sub>	Data Output Delay Time (WR standard)		(Note 1)		ns
t <sub>h(WR-DB)</sub>	Data Output Hold Time (WR standard)		(Note 1)		ns
t <sub>w(WR)</sub>	WR Output Width		(Note 1)		ns

## NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$t_{d(DB-WR)} = \frac{10^9 \times n}{f(\text{BCLK})} - 20 \quad [\text{ns}] \quad (n=1 \text{ with 1 wait state, } n=2 \text{ with 2 wait states} \\ \text{and } n=3 \text{ with 3 wait states})$$

$$t_{h(WR-DB)} = \frac{10^9}{f(\text{BCLK}) \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(WR-AD)} = \frac{10^9}{f(\text{BCLK}) \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(WR-CS)} = \frac{10^9}{f(\text{BCLK}) \times 2} - 10 \quad [\text{ns}]$$

$$t_{w(WR)} = \frac{10^9 \times n}{f(\text{BCLK}) \times 2} - 15 \quad [\text{ns}] \quad (n=1 \text{ with 1 wait state, } n=3 \text{ with 2 wait states} \\ \text{and } n=5 \text{ with 3 wait states})$$

**Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 5.22 Memory Expansion Mode and Microprocessor Mode  
(With a Wait State, Accessing an External Memory and Selecting a Space with the Multiplexed Bus)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard)		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		(Note 1)		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-AD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-3		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 1)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 1)		ns
tdz(RD-AD)	Address Output High-Impedance Time			8	ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$th(ALE - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

**Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 5.23 Memory Expansion Mode and Microprocessor Mode  
(With a Wait State, Accessing an External Memory and Selecting the DRAM Space)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-RAD)	Row Address Output Delay Time	See Figure 5.1		18	ns
th(BCLK-RAD)	Row Address Output Hold Time (BCLK standard)		-3		ns
td(BCLK-CAD)	Column Address Output Delay Time			18	ns
th(BCLK-CAD)	Column Address Output Hold Time (BCLK standard)		-3		ns
th(RAS-RAD)	Row Address Output Hold Time after RAS Output		(Note 1)		ns
td(BCLK-RAS)	RAS Output Delay Time (BCLK standard)			18	ns
th(BCLK-RAS)	RAS Output Hold Time (BCLK standard)		-3		ns
tRP	RAS High ("H") Hold Time		(Note 1)		ns
td(BCLK-CAS)	CAS Output Delay Time (BCLK standard)			18	ns
th(BCLK-CAS)	CAS Output Hold Time (BCLK standard)		-3		ns
td(BCLK-DW)	DW Output Delay Time (BCLK standard)			18	ns
th(BCLK-DW)	DW Output Hold Time (BCLK standard)		-5		ns
tsu(DB-CAS)	CAS Output Setup Time after DB Output		(Note 1)		ns
th(BCLK-DB)	DB Signal Output Hold Time (BCLK standard)		-7		ns
tsu(CAS-RAS)	CAS Output Setup Time before RAS Output (refresh)		(Note 1)		ns

## NOTES:

1. Values can be obtained from the following equation, according to BCLK frequency.

$$th(RAS - RAD) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$

$$tRP = \frac{10^9 \times 3}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$tsu(DB - CAS) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$tsu(CAS - RAS) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$




Figure 5.1 P0 to P15 Measurement Circuit





Figure 5.2 V<sub>CC</sub>=5V Timing Diagram (1)



V<sub>CC</sub>=5V


### Memory Expansion Mode and Microprocessor Mode (with a wait state) Read Timing



Notes :

- Value guaranteed only when the microcomputer is used independently.  
A maximum of 35ns is guaranteed for  $t_d(\text{BCLK-AD}) + t_{su}(\text{DB-BCLK})$ .
- Varies with operation frequency:  
 $t_{ac2}(\text{RD-DB}) = (tcyc/2 \times m - 35)\text{ns.max}$  (m=3 with 1 wait state, m=5 with 2 wait states and m=7 with 3 wait states.)  
 $t_{ac2}(\text{AD-DB}) = (tcyc \times n - 35)\text{ns.max}$  (n=2 with 1 wait state, n=3 with 2 wait states and n=4 with 3 wait states.)

### Write Timing (written in 2 cycles with no wait state)



NOTES:

- Varies with operation frequency:  
 $t_d(\text{DB-WR}) = (tcyc \times n - 20)\text{ns.min}$  (n=1 with 1 wait state, n=2 with 2 wait states and n=3 with 3 wait states)  
 $t_h(\text{WR-DB}) = (tcyc/2 - 10)\text{ns.min}$   
 $t_h(\text{WR-AD}) = (tcyc/2 - 10)\text{ns.min}$   
 $t_h(\text{WR-CS}) = (tcyc/2 - 10)\text{ns.min}$   
 $t_w(\text{WR}) = (tcyc/2 \times n - 15)\text{ns.min}$  (n=1 with 1 wait state, n=3 with 2 wait states and n=5 with 3 wait states)

Measurement conditions

- V<sub>CC</sub>=4.2 to 5.5V
- Input high and low voltage:  
V<sub>IH</sub>=2.5V, V<sub>IL</sub>=0.8V
- Output high and low voltage:  
V<sub>OH</sub>=2.0V, V<sub>OL</sub>=0.8V


Figure 5.3 V<sub>CC</sub>=5V Timing Diagram (2)

V<sub>CC</sub>=5V

### Memory Expansion Mode and Microprocessor Mode

(with a wait state, when accessing an external memory and using the multiplexed bus)


#### Read Timing



NOTES:

- Varies with operation frequency:  
 $t_d(\text{AD-ALE}) = (t_{cyc}/2 - 20)\text{ns.min}$   
 $t_h(\text{ALE-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{RD-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{RD-CS}) = (t_{cyc}/2 - 10)\text{ns.min}$   
 $t_{ac3}(\text{RD-DB}) = (t_{cyc}/2 \times m - 35)\text{ns.max}$  (m=3 with 2 wait states and m=5 with 3 wait states)  
 $t_{ac3}(\text{AD-DB}) = (t_{cyc}/2 \times n - 35)\text{ns.max}$  (n=5 with 2 wait states and n=7 with 3 wait states)

#### Write Timing (written in 2 cycles with no wait state)



NOTES:

- Varies with operation frequency:  
 $t_d(\text{AD-ALE}) = (t_{cyc}/2 - 20)\text{ns.min}$   
 $t_h(\text{ALE-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{WR-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$   
 $t_h(\text{WR-CS}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{WR-DB}) = (t_{cyc}/2 - 10)\text{ns.min}$   
 $t_d(\text{DB-WR}) = (t_{cyc}/2 \times m - 25)\text{ns.min}$

Measurement Conditions:

- V<sub>CC</sub>=4.2 to 5.5V
- Input high and low voltage:  
V<sub>IH</sub>=2.5V, V<sub>IL</sub>=0.8V
- Output high and low voltage:  
V<sub>OH</sub>=2.0V, V<sub>OL</sub>=0.8V

Figure 5.4 V<sub>CC</sub>=5V Timing Diagram (3)





Figure 5.5 V<sub>CC</sub>=5V Timing Diagram (4)

Figure 5.6 V<sub>CC</sub>=5V Timing Diagram (5)




Figure 5.7 V<sub>CC</sub>=5V Timing Diagram (6)




Figure 5.8 V<sub>CC</sub>=5V Timing Diagram (7)




Figure 5.9 V<sub>CC</sub>=5V Timing Diagram (8)

**Table 5.24 Electrical Characteristics (V<sub>CC</sub>=3.0 to 3.6V, V<sub>SS</sub>=0V at Topr = -20 to 85°C, f(X<sub>IN</sub>)=20MHz unless otherwise specified)**

Symbol	Parameter		Condition	Standard			Unit
				Min	Typ	Max	
V <sub>OH</sub>	Output High ("H") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OH</sub> =-1mA	V <sub>CC</sub> -0.6			V
		X <sub>OUT</sub>	I <sub>OH</sub> =-0.1mA	2.7			V
		X <sub>COUT</sub>	No load applied		3.3		
V <sub>OL</sub>	Output Low ("L") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OL</sub> =1mA			0.5	V
		X <sub>OUT</sub>	I <sub>OL</sub> =0.1mA			0.5	V
		X <sub>COUT</sub>	No load applied		0		
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0 <sub>IN</sub> -TA4 <sub>IN</sub> , TB0 <sub>IN</sub> -TB5 <sub>IN</sub> , INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0-CLK4, TA0 <sub>OUT</sub> -TA4 <sub>OUT</sub> , NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		RESET		0.2		1.8	V
I <sub>IH</sub>	Input High ("H") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =3V			4.0	μA
I <sub>IL</sub>	Input Low ("L") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =0V			-4.0	μA
R <sub>PULLUP</sub>	Pull-up Resistance	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	V <sub>I</sub> =0V	66	120	500	kΩ
R <sub>fXIN</sub>	Feedback Resistance	X <sub>IN</sub>			3.0		MΩ
R <sub>fXCIN</sub>	Feedback Resistance	X <sub>CIN</sub>			20.0		MΩ
V <sub>RAM</sub>	RAM Standby Voltage	Through VDC		2.5			V
		Not through VDC		2.0			V
I <sub>CC</sub>	Power Supply Current	Measurement condition: In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	f(X <sub>IN</sub> )=20 MHz, square wave, no division		26	38	mA
			f(X <sub>CIN</sub> )=32 kHz, with a wait state, not through VDC, Topr=25° C		5.0		μA
			f(X <sub>CIN</sub> )=32 kHz, with a wait state, through VDC, Topr=25° C		340		μA
			Topr=25° C when the clock stops		0.4	20	μA

## NOTES:

- P11 to P15 are provided in the 144-pin package only.



**Table 5.25 A/D Conversion Characteristics (V<sub>CC</sub> = AV<sub>CC</sub> = V<sub>REF</sub> = 3.0 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V  
at Topr = -20 to 85°C, f(X<sub>IN</sub>) = 20MHz unless otherwise specified)**

Symbol	Parameter		Measurement Condition	Standard			Unit
				Min	Typ	Max	
-	Resolution		V <sub>REF</sub> =V <sub>CC</sub>			10	Bits
INL	Integral Nonlinearity Error	No S&H function (8-bit)	V <sub>CC</sub> =V <sub>REF</sub> =3.3V			±2	LSB
DNL	Differential Nonlinearity Error	No S&H function (8-bit)				±1	LSB
-	Offset Error	No S&H function (8-bit)				±2	LSB
-	Gain Error	No S&H function (8-bit)				±2	LSB
R <sub>LADDER</sub>	Resistor Ladder		V <sub>REF</sub> =V <sub>CC</sub>	8		40	kΩ
t <sub>CONV</sub>	8-bit Conversion Time			4.9			μs
V <sub>REF</sub>	Reference Voltage			3.0		V <sub>CC</sub>	V
V <sub>IA</sub>	Analog Input Voltage			0		V <sub>REF</sub>	V

S&amp;H: Sample and hold

## NOTES:

1. Divide f(X<sub>IN</sub>), if exceeding 10 MHz, to keep φ<sub>AD</sub> frequency at 10 MHz or less.

**Table 5.26 D/A Conversion Characteristics (V<sub>CC</sub> = V<sub>REF</sub> = 3.0 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V  
at Topr = -20 to 85°C, f(X<sub>IN</sub>) = 20MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>SU</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.0	mA

## NOTES:

1. Measurement results when using one D/A converter. The DA<sub>i</sub> register (i=0, 1) of the D/A converter not being used is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded.  
I<sub>VREF</sub> flows even if the VCUT bit in the ADiCON1 register is set to "0" (no V<sub>REF</sub> connection).

**Table 5.27 Flash Memory Version Electrical Characteristics**

Parameter	Standard			Unit
	Min	Typ	Max	
Program Time (per page)		8	120	ms
Block Erase Time (per block)		50	600	ms

## NOTES:

1. V<sub>CC</sub>= 4.2 to 5.5V (through VDC), 3.0 to 3.6V (not through VDC) at Topr= 0 to 60° C, unless otherwise specified

Timing Requirements (V<sub>CC</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 5.28 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c</sub>	External Clock Input Cycle Time	50		ns
t <sub>w(H)</sub>	External Clock Input High ("H") Pulse Width	22		ns
t <sub>w(L)</sub>	External Clock Input Low ("L") Pulse Width	22		ns
t <sub>r</sub>	External Clock Rise Time		5	ns
t <sub>f</sub>	External Clock Fall Time		5	ns

**Table 5.29 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>ac1(RD-DB)</sub>	Data Input Access Time (RD standard, with no wait state)		(Note 1)	ns
t <sub>ac1(AD-DB)</sub>	Data Input Access Time (AD standard, CS standard, with no wait state)		(Note 1)	ns
t <sub>ac2(RD-DB)</sub>	Data Input Access Time (RD standard, with a wait state)		(Note 1)	ns
t <sub>ac2(AD-DB)</sub>	Data Input Access Time (AD standard, CS standard, with a wait state)		(Note 1)	ns
t <sub>ac3(RD-DB)</sub>	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t <sub>ac3(AD-DB)</sub>	Data Input Access Time (AD standard, CS standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t <sub>ac4(RAS-DB)</sub>	Data Input Access Time (RAS standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>ac4(CAS-DB)</sub>	Data Input Access Time (CAS standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>ac4(CAD-DB)</sub>	Data Input Access Time (CAD standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>su(DB-BCLK)</sub>	Data Input Setup Time	30		ns
t <sub>su(RDY-BCLK)</sub>	RDY Input Setup Time	40		ns
t <sub>su(HOLD-BCLK)</sub>	HOLD Input Setup Time	60		ns
t <sub>h(RD-DB)</sub>	Data Input Hold Time	0		ns
t <sub>h(CAS-DB)</sub>	Data Input Hold Time	0		ns
t <sub>h(BCLK-RDY)</sub>	RDY Input Hold Time	0		ns
t <sub>h(BCLK-HOLD)</sub>	HOLD Input Hold Time	0		ns
t <sub>d(BCLK-HLDA)</sub>	HLDA Output Delay Time		25	ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency. Insert a wait state or lower operation frequency, f<sub>(BCLK)</sub>, if the calculated value is negative.

$$t_{ac1(RD-DB)} = \frac{10^9}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}]$$

$$t_{ac1(AD-DB)} = \frac{10^9}{f_{(BCLK)}} - 35 \quad [\text{ns}]$$

$$t_{ac2(RD-DB)} = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (m=3 \text{ with 1 wait state, } m=5 \text{ with 2 wait states and } m=7 \text{ with 3 wait states})$$

$$t_{ac2(AD-DB)} = \frac{10^9 \times n}{f_{(BCLK)}} - 35 \quad [\text{ns}] \quad (n=2 \text{ with 1 wait state, } n=3 \text{ with 2 wait states and } n=4 \text{ with 3 wait states})$$

$$t_{ac3(RD-DB)} = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$t_{ac3(AD-DB)} = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (n=5 \text{ with 2 wait states and } n=7 \text{ with 3 wait states})$$

$$t_{ac4(RAS-DB)} = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (m=3 \text{ with 1 wait state and } m=5 \text{ with 2 wait states})$$

$$t_{ac4(CAS-DB)} = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (n=1 \text{ with 1 wait state and } n=3 \text{ when 2 wait states})$$

$$t_{ac4(CAD-DB)} = \frac{10^9 \times l}{f_{(BCLK)}} - 35 \quad [\text{ns}] \quad (l=1 \text{ with 1 wait state and } l=2 \text{ with 2 wait states})$$

**Timing Requirements****(VCC = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)****Table 5.30 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	100		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	40		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	40		ns

**Table 5.31 Timer A Input (Gate Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	400		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	200		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	200		ns

**Table 5.32 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	200		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	100		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	100		ns

**Table 5.33 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(TAH)	TAiIn Input High ("H") Pulse Width	100		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	100		ns

**Table 5.34 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input High ("H") Pulse Width	1000		ns
tw(UPL)	TAiOUT Input Low ("L") Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

**Timing Requirements****(V<sub>CC</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V at Topr = -20 to 85°C unless otherwise specified)****Table 5.35 Timer B input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time (counted on one edge)	100		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width (counted on one edge)	40		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width (counted on one edge)	40		ns
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time (counted on both edges)	200		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width (counted on both edges)	80		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width (counted on both edges)	80		ns

**Table 5.36 Timer B input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width	200		ns

**Table 5.37 Timer B input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width	200		ns

**Table 5.38 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(AD)</sub>	AD <sub>TRG</sub> Input High ("H") Pulse Width (required for re-trigger)	1000		ns
t <sub>w(ADL)</sub>	AD <sub>TRG</sub> Input Low ("L") Pulse Width	125		ns

**Table 5.39 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(CLK)</sub>	CLK <sub>I</sub> Input Cycle Time	200		ns
t <sub>w(CLKH)</sub>	CLK <sub>I</sub> Input High ("H") Pulse Width	100		ns
t <sub>w(CLKL)</sub>	CLK <sub>I</sub> Input Low ("L") Pulse Width	100		ns
t <sub>d(C-Q)</sub>	TxD <sub>I</sub> Output Delay Time		80	ns
t <sub>h(C-Q)</sub>	TxD <sub>I</sub> Hold Time	0		ns
t <sub>SU(D-Q)</sub>	RxD <sub>I</sub> Input Set Up Time	30		ns
t <sub>h(C-Q)</sub>	RxD <sub>I</sub> Input Hold Time	90		ns

**Table 5.40 External Interrupt INT<sub>I</sub> input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>w(INH)</sub>	INT <sub>I</sub> Input High ("H") Pulse Width	250		ns
t <sub>w(INL)</sub>	INT <sub>I</sub> Input Low ("L") Pulse Width	250		ns

**Switching Characteristics**

(VCC = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C, unless otherwise specified)

**Table 5.41 Memory Expansion Mode and Microprocessor Mode (with No Wait State)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		0		ns
th(RD-AD)	Address Output Hold Time (RD standard)		0		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		0		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		0		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-2		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-3		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
tw(WR)	WR Output Width		(Note 1)		ns

## NOTES:

1. Values can be obtained from the following equations according to the BCLK frequency.

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9}{f(BCLK) \times 2} - 15 \quad [ns]$$

**Switching Characteristics**(V<sub>CC</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 5.42 Memory Expansion Mode and Microprocessor Mode  
(With a Wait State, Accessing an External Memory)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		0		ns
th(RD-AD)	Address Output Hold Time (RD standard)		0		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		0		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		0		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-2		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-3		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
tw(WR)	WR Output Width		(Note 1)		ns

## NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$td(DB - WR) = \frac{10^9 \times n}{f(BCLK)} - 20 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=2 \text{ with 2 wait states} \\ \text{and } n=3 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=3 \text{ with 2 wait states} \\ \text{and } n=5 \text{ with 3 wait states})$$

**Switching Characteristics**

(VCC = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)

**Table 5.43 Memory Expansion Mode and Microprocessor Mode  
(With a Wait State, Accessing an External Memory and Selecting a Space with the Multiplexed Bus)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		0		ns
th(RD-AD)	Address Output Hold Time (RD standard)		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		0		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		(Note 1)		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-AD)	RD Signal Output Hold Time		-3		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 1)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 1)		ns
tdZ(RD-AD)	Address Output High-Impedance Time			8	ns

## NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$th(ALE - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

**Switching Characteristics**

(VCC = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)

**Table 5.44 Memory Expansion Mode and Microprocessor Mode  
(With a Wait State, Accessing an External Memory and Selecting the DRAM Area)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-RAD)	Row Address Output Delay Time	See Figure 5.1		18	ns
th(BCLK-RAD)	Row Address Output Hold Time (BCLK standard)		0		ns
td(BCLK-CAD)	Column Address Output Delay Time			18	ns
th(BCLK-CAD)	Column Address Output Hold Time (BCLK standard)		0		ns
th(RAS-RAD)	Row Address Output Hold Time after RAS Output		(Note 1)		ns
td(BCLK-RAS)	RAS Output Delay Time (BCLK standard)			18	ns
th(BCLK-RAS)	RAS Output Hold Time (BCLK standard)		0		ns
trp	RAS High ("H") Hold Time		(Note 1)		ns
td(BCLK-CAS)	CAS Output Delay Time (BCLK standard)			18	ns
th(BCLK-CAS)	CAS Output Hold Time (BCLK standard)		0		ns
td(BCLK-DW)	DW Output Delay Time (BCLK standard)			18	ns
th(BCLK-DW)	DW Output Hold Time (BCLK standard)		-3		ns
tsu(DB-CAS)	CAS Output Setup Time after DB output		(Note 1)		ns
th(BCLK-DB)	DB Signal Output Hold Time (BCLK standard)		-7		ns
tsu(CAS-RAS)	CAS Output Setup Time before RAS Output (refresh)		(Note 1)		ns

## NOTES:

1. Values can be obtained from the following equations, according to the BCLK frequency.

$$th(RAS - RAD) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$

$$trp = \frac{10^9 \times 3}{f(BCLK) \times 2} - 20 \quad [ns]$$


$$tsu(DB - CAS) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$tsu(CAS - RAS) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$



V<sub>CC</sub>=3.3V


### Memory Expansion Mode and Microprocessor Mode (with no wait state) Read Timing



**NOTES:**

- Values guaranteed only when the microcomputer is used independently.  
A maximum of 35ns is guaranteed for  $t_d(\text{BCLK-AD})+t_{su}(\text{DB-BCLK})$ .
- Varies with operation frequency:  
 $t_{ac2}(\text{RD-DB})=(t_{cyc}/2-35)\text{ns.max}$   
 $t_{ac2}(\text{AD-DB})=(t_{cyc}-35)\text{ns.max}$

### Write Timing



**NOTES:**

- Varies with operation frequency.  
 $t_d(\text{DB-WR})=(t_{cyc}-20)\text{ns.min}$   
 $t_h(\text{WR-DB})=(t_{cyc}/2-10)\text{ns.min}$   
 $t_h(\text{WR-AD})=(t_{cyc}/2-10)\text{ns.min}$   
 $t_h(\text{WR-CS})=(t_{cyc}/2-10)\text{ns.min}$   
 $t_w(\text{WR})=(t_{cyc}/2-15)\text{ns.min}$


**Measurement Conditions:**

- V<sub>CC</sub>=3.0 to 3.6V
- Input high and low voltage: V<sub>IH</sub>=1.5V, V<sub>IL</sub>=0.5V
- Output high and low voltage: V<sub>OH</sub>=1.5V, V<sub>OL</sub>=1.5V

Figure 5.10 V<sub>CC</sub>=3.3V Timing Diagram (1)

V<sub>CC</sub>=3.3V


### Memory Expansion Mode and Microprocessor Mode (with a wait state) Read Timing



**NOTES:**

1. Values guaranteed only when the microcomputer is used independently. A maximum of 35ns is guaranteed for  $t_d(\text{BCLK-AD}) + t_{su}(\text{DB-BCLK})$ .
2. Varies with operation frequency.  
 $t_{ac2}(\text{RD-DB}) = (tcyc/2 \times m - 35)\text{ns.max}$  ( $m=3$  with 1 wait state,  $m=5$  with 2 wait states and  $m=7$  with 3 wait states)  
 $t_{ac2}(\text{AD-DB}) = (tcyc \times n - 35)\text{ns.max}$  ( $n=2$  with 1 wait state,  $n=3$  with 2 wait states and  $n=4$  with 3 wait states)

### Write Timing



**NOTES:**

1. Varies with operation frequency.  
 $t_d(\text{DB-WR}) = (tcyc \times n - 20)\text{ns.min}$  ( $n=1$  with 1 wait state,  $n=2$  with 2 wait states and  $n=3$  with 3 wait states)  
 $t_h(\text{WR-DB}) = (tcyc/2 - 10)\text{ns.min}$   
 $t_h(\text{WR-AD}) = (tcyc/2 - 10)\text{ns.min}$   
 $t_h(\text{WR-CS}) = (tcyc/2 - 10)\text{ns.min}$   
 $t_w(\text{WR}) = (tcyc/2 \times n - 15)\text{ns.min}$  ( $n=1$  with 1 wait state,  $n=3$  with 2 wait states and  $n=5$  with 3 wait states)

**Measurement Conditions:**

- V<sub>CC</sub>=3.0 to 3.6V
- Input high and low voltage:  
V<sub>IH</sub>=1.5V, V<sub>IL</sub>=0.5V
- Output high and low voltage:  
V<sub>OH</sub>=1.5V, V<sub>OL</sub>=1.5V


Figure 5.11 V<sub>CC</sub>=3.3V Timing Diagram (2)

V<sub>CC</sub>=3.3V

### Memory Expansion Mode and Microprocessor Mode

(with a wait state, when accessing an external memory and using the multiplexed bus)

#### Read Timing



NOTES:

1. Varies with operation frequency.


$$t_d(\text{AD-ALE}) = (t_{\text{cyc}}/2 - 20)\text{ns.min}$$

$$t_h(\text{ALE-AD}) = (t_{\text{cyc}}/2 - 10)\text{ns.min}, t_h(\text{RD-AD}) = (t_{\text{cyc}}/2 - 10)\text{ns.min}, t_h(\text{RD-CS}) = (t_{\text{cyc}}/2 - 10)\text{ns.min}$$

$$t_{ac3}(\text{RD-DB}) = (t_{\text{cyc}}/2 \times m - 35)\text{ns.max} \quad (m=3 \text{ with } 2 \text{ wait states and } m=5 \text{ with } 3 \text{ wait states})$$

$$t_{ac3}(\text{AD-DB}) = (t_{\text{cyc}}/2 \times n - 35)\text{ns.max} \quad (n=5 \text{ with } 2 \text{ wait states and } n=7 \text{ with } 3 \text{ wait states})$$

#### Write Timing



NOTES:

1. Varies with operation frequency.

$$t_d(\text{AD-ALE}) = (t_{\text{cyc}}/2 - 20)\text{ns.min}$$

$$t_h(\text{ALE-AD}) = (t_{\text{cyc}}/2 - 10)\text{ns.min}, t_h(\text{WR-AD}) = (t_{\text{cyc}}/2 - 10)\text{ns.min}$$

$$t_h(\text{WR-CS}) = (t_{\text{cyc}}/2 - 10)\text{ns.min}, t_h(\text{WR-DB}) = (t_{\text{cyc}}/2 - 10)\text{ns.min}$$

$$t_{dz}(\text{DB-WR}) = (t_{\text{cyc}}/2 \times m - 25)\text{ns.min} \quad (m=3 \text{ with } 2 \text{ wait states and } m=5 \text{ with } 3 \text{ wait states})$$

Measurement Conditions:

- V<sub>CC</sub>=3.0 to 3.6V
- Input high and low voltage: V<sub>IH</sub>=1.5V, V<sub>IL</sub>=0.5V
- Output high and low voltage: V<sub>OH</sub>=1.5V, V<sub>OL</sub>=1.5V

Figure 5.12 V<sub>CC</sub>=3.3V Timing Diagram (3)




Figure 5.13 V<sub>CC</sub>=3.3V Timing Diagram (4)




Figure 5.14 V<sub>CC</sub>=3.3V Timing Diagram (5)




Figure 5.15 V<sub>CC</sub>=3.3V Timing Diagram (6)





Figure 5.16  $V_{CC}=3.3V$  Timing Diagram (7)



**Figure 5.17 V<sub>CC</sub>=3.3V Timing Diagram (8)**



## 5.2 Electrical Characteristics (M32C/83T)

**Table 5.45 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Value	Unit
V <sub>cc</sub>	Supply Voltage	V <sub>cc</sub> =AV <sub>cc</sub>	-0.3 to 6.0	V
AV <sub>cc</sub>	Analog Supply Voltage	V <sub>cc</sub> =AV <sub>cc</sub>	-0.3 to 6.0	V
V <sub>i</sub>	Input Voltage	RESE $\bar{T}$ , CNV <sub>SS</sub> , BYTE, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub>	-0.3 to V <sub>cc</sub> +0.3	V
		P7 <sub>0</sub> , P7 <sub>1</sub>	-0.3 to 6.0	V
V <sub>o</sub>	Output Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>OUT</sub>	-0.3 to V <sub>cc</sub> +0.3	V
P <sub>d</sub>	Power Dissipation	T <sub>opr</sub> =25° C	400	mW
T <sub>opr</sub>	Operating Ambient Temperature	T version	-40 to 85	° C
T <sub>stg</sub>	Storage Temperature		-65 to 150	° C

NOTES:

1. P11 to P15 are provided in the 144-pin package.

**Table 5.46 Recommended Operating Conditions**  
**(V<sub>CC</sub>=4.2 to 5.5V, V<sub>SS</sub>=0V at Topr = -40 to 85°C (T version) unless otherwise specified)**

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
V <sub>CC</sub>	Supply Voltage		4.2	5.0	5.5	V
AV <sub>CC</sub>	Analog Supply Voltage			V <sub>CC</sub>		V
V <sub>SS</sub>	Supply Voltage			0		V
AV <sub>SS</sub>	Analog Supply Voltage			0		V
V <sub>IH</sub>	Input High ("H") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE P70, P71	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low ("L") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0		0.2V <sub>CC</sub>	V
I <sub>OH(peak)</sub>	Peak Output High ("H") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-10.0	mA
I <sub>OH(avg)</sub>	Average Output High ("H") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-5.0	mA
I <sub>OL(peak)</sub>	Peak Output Low ("L") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			10.0	mA
I <sub>OL(avg)</sub>	Average Output Low ("L") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			5.0	mA
f(X <sub>IN</sub> )	Main Clock Input Frequency	V <sub>CC</sub> =4.2 to 5.5V	0		32	MHz
f(X <sub>CIN</sub> )	Sub Clock Oscillation Frequency			32.768	50	kHz

## NOTES:

1. Typical values when average output current is 100ms.
2. Total I<sub>OL(peak)</sub> for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.  
 Total I<sub>OH(peak)</sub> for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be -80mA or less.  
 Total I<sub>OL(peak)</sub> for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.  
 Total I<sub>OH(peak)</sub> for P3, P4, P5, P6, P72 to P77, P80 to P84, P12 and P13 must be -80mA or less.
3. V<sub>IH</sub> and V<sub>IL</sub> reference for P87 applies when P87 is used as a programmable input port.  
 It does not apply when P87 is used as X<sub>CIN</sub>.
4. P11 to P15 are provided in the 144-pin package only.

**Table 5.47 Electrical Characteristics (V<sub>CC</sub> = 4.2 to 5.5 V, V<sub>SS</sub> = 0V  
at Topr = -40 to 85°C(T version), f(X<sub>IN</sub>)=32MHz unless otherwise specified)**

Symbol	Parameter	Condition	Standard			Unit	
			Min	Typ	Max		
V <sub>OH</sub>	Output High ("H") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OH</sub> =-5mA	V <sub>CC</sub> -2.0			V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OH</sub> =-200μA	V <sub>CC</sub> -0.3			
		X <sub>OUT</sub>	I <sub>OH</sub> =-1mA	3.0			V
		X <sub>COU</sub> T	No load applied		3.3		V
V <sub>OL</sub>	Output Low ("L") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OL</sub> =5mA			2.0	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OL</sub> =200μA			0.45	
		X <sub>OUT</sub>	I <sub>OL</sub> =1mA			2.0	V
		X <sub>COU</sub> T	No load applied		0		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0 <sub>IN</sub> -TA4 <sub>IN</sub> , TB0 <sub>IN</sub> -TB5 <sub>IN</sub> , INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0-CLK4, TA0 <sub>OUT</sub> -TA4 <sub>OUT</sub> , NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		RESET		0.2		1.8	V
I <sub>IH</sub>	Input High ("H") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =5V			5.0	μA
I <sub>IL</sub>	Input Low ("L") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =0V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up Resistance	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	V <sub>I</sub> =0V	30	50	167	kΩ
R <sub>fXIN</sub>	Feedback Resistance	X <sub>IN</sub>			1.5		MΩ
R <sub>fXCIN</sub>	Feedback Resistance	X <sub>CIN</sub>			10		MΩ
V <sub>RAM</sub>	RAM Standby Voltage			2.5			V
I <sub>CC</sub>	Power Supply Current	Measurement conditions: In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub>	f(X <sub>IN</sub> )=32 MHz, square wave, no division		40	54	mA
			f(X <sub>CIN</sub> )=32 kHz, with a wait state, Topr=25° C		470		μA
			Topr=25° C when the clock stops		0.4	20	μA

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

**Table 5.48 A/D Conversion Characteristics (V<sub>CC</sub> = AV<sub>CC</sub> = V<sub>REF</sub> = 4.2 to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V at Topr = -40 to 85°C (T version), f(X<sub>IN</sub>) = 32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution	V <sub>REF</sub> =V <sub>CC</sub>			10	Bits
INL	Integral Nonlinearity Error	V <sub>REF</sub> =V <sub>CC</sub> =5V	AN <sub>0</sub> to AN <sub>7</sub> AN <sub>EX0</sub> , AN <sub>EX1</sub>		±3	LSB
			External op-amp connection mode		±7	LSB
DNL	Differential Nonlinearity Error				±1	LSB
-	Offset Error				±3	LSB
-	Gain Error				±3	LSB
RLADDER	Resistor Ladder	V <sub>REF</sub> =V <sub>CC</sub>	8		40	kΩ
t <sub>CONV</sub>	10-bit Conversion Time		2.1			μs
t <sub>CONV</sub>	8-bit Conversion Time		1.8			μs
t <sub>SAMP</sub>	Sample Time		0.2			μs
V <sub>REF</sub>	Reference Voltage		2		V <sub>CC</sub>	V
V <sub>IA</sub>	Analog Input Voltage		0		V <sub>REF</sub>	V

## NOTES:

1. Divide f(X<sub>IN</sub>), if exceeding 16 MHz, to keep φ<sub>AD</sub> frequency at 16 MHz or less.

**Table 5.49 D/A Conversion Characteristics (V<sub>CC</sub> = V<sub>REF</sub> = 4.2 to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V at Topr = -40 to 85°C (T version), f(X<sub>IN</sub>) = 32MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>SU</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.5	mA

## NOTES:

1. Measurement results when using one D/A converter. The DA<sub>i</sub> register (i=0, 1) of the D/A converter not being used is set to "0016". The resistor ladder in the A/D converter is excluded. I<sub>VREF</sub> flows even if the VCUT bit in the ADiCON1 register is set to "0" (no V<sub>REF</sub> connection).

**Table 5.50 Flash Memory Version Electrical Characteristics**

Parameter	Standard			Unit
	Min	Typ	Max	
Program Time (per page)		8	120	ms
Block Erase Time (per block)		50	600	ms

## NOTES:

1. V<sub>CC</sub>= 4.2 to 5.5V at Topr= 0 to 60° C, unless otherwise specified

**Timing Requirements (V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at T<sub>opr</sub> = -40 to 85°C (T version) unless otherwise specified)**

**Table 5.51 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c</sub>	External Clock Input Cycle Time	33		ns
t <sub>w(H)</sub>	External Clock Input High ("H") Pulse Width	13		ns
t <sub>w(L)</sub>	External Clock Input Low ("L") Pulse Width	13		ns
t <sub>r</sub>	External Clock Rise Time		5	ns
t <sub>f</sub>	External Clock Fall Time		5	ns

**Timing Requirements****(VCC = 4.2 to 5.5V, VSS = 0V at Topr = -40 to 85°C (T version) unless otherwise specified)****Table 5.52 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	100		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	40		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	40		ns

**Table 5.53 Timer A Input (Gate Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	400		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	200		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	200		ns

**Table 5.54 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	200		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	100		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	100		ns

**Table 5.55 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(TAH)	TAiIn Input High ("H") Pulse Width	100		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	100		ns

**Table 5.56 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(UP)	TAiOut Input Cycle Time	2000		ns
tw(UPH)	TAiOut Input High ("H") Pulse Width	1000		ns
tw(UPL)	TAiOut Input Low ("L") Pulse Width	1000		ns
tsu(UP-TIN)	TAiOut Input Setup Time	400		ns
th(TIN-UP)	TAiOut Input Hold Time	400		ns

**Timing Requirements****(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = -40 to 85°C (T version) unless otherwise specified)****Table 5.57 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(TB)</sub>	TBiN Input Cycle Time (counted on one edge)	100		ns
t <sub>w(TBH)</sub>	TBiN Input High ("H") Pulse Width (counted on one edge)	40		ns
t <sub>w(TBL)</sub>	TBiN Input Low ("L") Pulse Width (counted on one edge)	40		ns
t <sub>c(TB)</sub>	TBiN Input Cycle Time (counted on both edges)	200		ns
t <sub>w(TBH)</sub>	TBiN Input High ("H") Pulse Width (counted on both edges)	80		ns
t <sub>w(TBL)</sub>	TBiN Input Low ("L") Pulse Width (counted on both edges)	80		ns

**Table 5.58 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(TB)</sub>	TBiN Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TBiN Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TBiN Input Low ("L") Pulse Width	200		ns

**Table 5.59 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(TB)</sub>	TBiN Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TBiN Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TBiN Input Low ("L") Pulse Width	200		ns

**Table 5.60 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(AD)</sub>	AD <sub>TRG</sub> Input Cycle Time (required for re-trigger)	1000		ns
t <sub>w(ADL)</sub>	AD <sub>TRG</sub> Input Low ("L") Pulse Width	125		ns

**Table 5.61 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(CLK)</sub>	CLK <sub>i</sub> Input Cycle Time	200		ns
t <sub>w(CLKH)</sub>	CLK <sub>i</sub> Input High ("H") Pulse Width	100		ns
t <sub>w(CLKL)</sub>	CLK <sub>i</sub> Input Low ("L") Pulse Width	100		ns
t <sub>d(C-Q)</sub>	TxD <sub>i</sub> Output Delay Time		80	ns
t <sub>h(C-Q)</sub>	TxD <sub>i</sub> Hold Time	0		ns
t <sub>su(D-C)</sub>	RxD <sub>i</sub> Input Set Up Time	30		ns
t <sub>h(C-Q)</sub>	RxD <sub>i</sub> Input Hold Time	90		ns

**Table 5.62 External Interrupt INT<sub>i</sub> Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>w(INH)</sub>	INT <sub>i</sub> Input High ("H") Pulse Width	250		ns
t <sub>w(INL)</sub>	INT <sub>i</sub> Input Low ("L") Pulse Width	250		ns




Figure 5.18 P0 to P15 Measurement Circuit







Figure 5.19 VCC = 5 V Timing Diagram(1)

# Package Dimensions


## PLQ0144KA-A (144P6Q-A)

Plastic 144pin 20 X 20 mm body LQFP



## PRQP0100JB-A (100P6S-A)



Plastic 100pin 14 X 20 mm body LQFP



**PLQP0100KB-A (100P6Q-A)**

**Plastic 100pin 14 X 14 mm body LQFP**

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP100-14x14-0.50	PLQP0100KB-A	100P6Q-A / FP-100U / FP-100UV	0.6g



NOTE)  
 1. DIMENSIONS  $+1$  AND  $+2$   
 DO NOT INCLUDE MOLD FLASH.  
 2. DIMENSION  $+3$  DOES NOT  
 INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A <sub>2</sub>	—	1.4	—
H <sub>D</sub>	15.8	16.0	16.2
H <sub>E</sub>	15.8	16.0	16.2
A	—	—	1.7
A <sub>1</sub>	0.05	0.1	0.15
b <sub>p</sub>	0.15	0.20	0.25
b <sub>1</sub>	—	0.18	—
c	0.09	0.145	0.20
c <sub>1</sub>	—	0.125	—
$\theta$	0°	—	8°
$\text{Ⓜ}$	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z <sub>D</sub>	—	1.0	—
Z <sub>E</sub>	—	1.0	—
L	0.35	0.5	0.65
L <sub>1</sub>	—	1.0	—

## REVISION HISTORY

## M32C/83 GROUP (M32C/83, M32C/83T) Datasheet

Rev.	Date	Description	
		Page	Summary
1.10	2003-9	-	New Document
1.20	2003-12		Maximum operating frequency changed from 30 MHz to 32 MHz. Overview, Electrical Characteristics Table 1.1 M32C/83 Group Performance (144-Pin Package) Table 1.2 M32C/83 Group Performance (100-Pin Package) Table 5.2 Recommended Operating Conditions Table 5.3 Electrical Characteristics
1.30	2004-06	All pages	Words standardized: On-chip oscillator, A/D converter and D/A converter
1.41	2006-01	All Pages	<b>M32C/83T version</b> added; Package code changed: 144P6Q-A to PLQP0144KA-A, 100P6Q-A to PLQP0100KB-A, 100P6S-A to PRQP0100JB-A
		All Pages	Word standardized: Clock Generation Circuit, On-chip Oscillator, A/D Converter, D/A Converter, XY Conversion, Low -power consumption
		1 2, 3 5	<b>Overview</b> <ul style="list-style-type: none"> <li>• <b>1.1 Applications</b> Automobile added</li> <li>• <b>Tables 1.1 and 1.2 M32C/83 Group (M32C/83, M32C/83T) Performance</b></li> <li>• <b>Table 1.3 M32C/83 Group (1) (M32C/83)</b> Information updated</li> <li>• <b>Table 1.3 M32C/83 Group (2) (M32C/83T)</b> M32C/83T product information added</li> <li>• <b>Figure 1.2 Product Numbering System</b> Classification modified</li> <li>• <b>Table 1.4 Pin Characteristics for 144-Pin Package</b> Note 1 added</li> <li>• <b>Table 1.5 Pin Characteristics for 100-Pin Package</b> Note 1 added</li> <li>• <b>Table 1.6 Pin Description</b> modified, notes added</li> </ul>
		21	<b>Memory</b> <ul style="list-style-type: none"> <li>• <b>Figure 3.1 Memory Map</b> modified; Note 2 modified, notes 3 and 4 added</li> </ul>
		22 to 23	<b>Special Function Registers (SFR)</b> <ul style="list-style-type: none"> <li>• Note 2 added</li> </ul>
		45	<b>Reset</b> <ul style="list-style-type: none"> <li>• <b>Figure 5.2 Reset Sequence</b> Note 2 added</li> </ul>
		46  54	<b>Electrical Characteristics</b> <ul style="list-style-type: none"> <li>• <b>Table 5.3 Electrical Characteristics</b> Minimum standard values for V<sub>OH</sub> revised, values for I<sub>CC</sub> when f(X<sub>IN</sub>)=32 MHz, square wave, no division revised, one condition of "f(X<sub>IN</sub>)=32 MHz, square wave, no division" deleted</li> <li>• <b>Table 5.23 Memory Expansion Mode and Microprocessor Mode</b> Symbols for Row Address Output Delay Time and for Row Address Output Hold Time (BCLK standard) modified</li> </ul>
		62 64	<ul style="list-style-type: none"> <li>• <b>Figure 5.8 V<sub>CC</sub>=5 V Timing Diagram (7)</b> Timing for <math>\overline{\text{NMI}}</math> input added</li> <li>• <b>Table 5.24 Electrical Characteristics</b> Minimum standard value for V<sub>OH</sub> revised</li> </ul>

REVISION HISTORY

M32C/83 GROUP (M32C/83, M32C/83T) Datasheet

Rev.	Date	Description	
		Page	Summary
		72	<ul style="list-style-type: none"> <li>• <b>Table 5.44 Memory Expansion Mode and Microprocessor Mode</b> Symbols for Row Address Output Delay Time and for Row Address Output Hold Time (BCLK standard) modified</li> </ul>
		79	<ul style="list-style-type: none"> <li>• <b>Figure 5.8 Vcc=3.3 V Timing Diagram (7)</b> Timing for <math>\overline{\text{NMI}}</math> input added</li> </ul>
		81-89	<ul style="list-style-type: none"> <li>• <b>5.2 Electrical Characteristics (M32C/83T)</b> Newly added</li> </ul>

**Keep safety first in your circuit designs!**

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

**Notes regarding these materials**

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
- 



**RENESAS SALES OFFICES**

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**

Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

**Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510